5秒后页面跳转
捷配首页

Datasheet > SN74SSTL16837
SN74SSTL16837 PDF预览

SN74SSTL16837

更新时间： 2024-11-05 22:16:47
品牌 Logo 应用领域
德州仪器 - TI 驱动器输出元件
页数 文件大小 规格书
6页 96K
描述
20-BIT SSTL_3 INTERFACE UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

SN74SSTL16837 数据手册

 浏览型号SN74SSTL16837的Datasheet PDF文件第2页浏览型号SN74SSTL16837的Datasheet PDF文件第3页浏览型号SN74SSTL16837的Datasheet PDF文件第4页浏览型号SN74SSTL16837的Datasheet PDF文件第5页浏览型号SN74SSTL16837的Datasheet PDF文件第6页 
SN74SSTL16837A  
20-BIT SSTL_3 INTERFACE UNIVERSAL BUS DRIVER  
WITH 3-STATE OUTPUTS  
SCBS675G – SEPTEMBER 1996 – REVISED SEPTEMBER 1998  
DGG PACKAGE  
(TOP VIEW)  
Member of the Texas Instruments  
Widebus Family  
Supports SSTL_3 Signal Inputs and  
Outputs  
Y1  
Y2  
GND  
Y3  
A1  
A2  
GND  
A3  
A4  
1
64  
63  
62  
61  
60  
59  
58  
57  
56  
55  
54  
53  
52  
51  
50  
49  
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
2
Flow-Through Architecture Optimizes PCB  
Layout  
3
4
Meets SSTL_3 Class I and Class II  
Specifications  
Y4  
5
V
V
6
DDQ  
Y5  
CC  
A5  
A6  
GND  
A7  
A8  
7
Latch-Up Performance Exceeds 250 mA Per  
JESD 17  
Y6  
GND  
Y7  
8
9
Packaged in Plastic Thin Shrink  
Small-Outline Package  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
Y8  
V
V
description  
DDQ  
Y9  
CC  
A9  
This 20-bit universal bus driver is designed for 3-V  
Y10  
GND  
OE  
A10  
GND  
CLK  
LE  
GND  
A11  
A12  
to 3.6-V V  
levels.  
operation and SSTL_3 or LVTTL I/O  
CC  
V
REF  
GND  
Data flow from A to Y is controlled by the  
output-enable (OE) input. The device operates in  
the transparent mode when latch enable (LE) is  
high. The A data is latched if LE is low and clock  
(CLK) is held at a high or low logic level. If LE is  
low, the A data is stored in the latch/flip-flop on the  
low-to-high transition of CLK. When OE is high,  
the outputs are in the high-impedance state.  
Y11  
Y12  
V
V
DDQ  
Y13  
CC  
A13  
A14  
GND  
A15  
A16  
Y14  
GND  
Y15  
To ensure the high-impedance state during power  
up or power down, OE should be tied to V  
through a pullup resistor; the minimum value of  
the resistor is determined by the current-sinking  
capability of the driver.  
Y16  
CC  
V
V
DDQ  
Y17  
CC  
A17  
A18  
GND  
A19  
A20  
Y18  
GND  
Y19  
The SN74SSTL16837A is characterized for  
operation from 0°C to 70°C.  
Y20  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Widebus is a trademark of Texas Instruments Incorporated.  
Copyright 1998, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
123456

中文翻译

下载PDF

与SN74SSTL16837相关器件

型号 品牌 获取价格 描述 数据表
SN74SSTL16837A TI

获取价格

 		20-BIT SSTL_3 INTERFACE UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS
SN74SSTL16837ADGG TI

获取价格

 		20-BIT SSTL_3 INTERFACE UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS
SN74SSTL16837ADGGR TI

获取价格

 		SSTL SERIES, 20-BIT DRIVER, TRUE OUTPUT, PDSO64, PLASTIC, TSSOP-64
SN74SSTL16847 TI

获取价格

 		20-BIT SSTL_3 INTERFACE BUFFER WITH 3-STATE OUTPUTS
SN74SSTL16847DGG TI

获取价格

 		20-BIT SSTL_3 INTERFACE BUFFER WITH 3-STATE OUTPUTS
SN74SSTL16847DGGR TI

获取价格

 		SSTL SERIES, 20-BIT DRIVER, TRUE OUTPUT, PDSO64, PLASTIC, TSSOP-64
SN74SSTL16857 TI

获取价格

 		14-BIT SSTL_2 REGISTERED BUFFER
SN74SSTL16857DGG TI

获取价格

 		14-BIT SSTL_2 REGISTERED BUFFER
SN74SSTL32867GKE TI

获取价格

 		SSTL SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96, PLASTIC, FBGA-96
SN74SSTL32867GKER TI

获取价格

 		SSTL SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96, PLASTIC, FBGA-96

与SN74SSTL16837相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证