5秒后页面跳转
SN74SSTL16847DGG PDF预览

SN74SSTL16847DGG

更新时间: 2024-09-15 22:16:47
品牌 Logo 应用领域
德州仪器 - TI 输出元件
页数 文件大小 规格书
6页 90K
描述
20-BIT SSTL_3 INTERFACE BUFFER WITH 3-STATE OUTPUTS

SN74SSTL16847DGG 数据手册

 浏览型号SN74SSTL16847DGG的Datasheet PDF文件第2页浏览型号SN74SSTL16847DGG的Datasheet PDF文件第3页浏览型号SN74SSTL16847DGG的Datasheet PDF文件第4页浏览型号SN74SSTL16847DGG的Datasheet PDF文件第5页浏览型号SN74SSTL16847DGG的Datasheet PDF文件第6页 
SN74SSTL16847  
20-BIT SSTL_3 INTERFACE BUFFER  
WITH 3-STATE OUTPUTS  
SCBS709A – OCTOBER 1997 – REVISED MAY 1998  
DGG PACKAGE  
(TOP VIEW)  
Member of the Texas Instruments  
Widebus Family  
Supports SSTL_3 Signal Inputs and  
Outputs  
Y1  
Y2  
GND  
Y3  
A1  
A2  
GND  
A3  
A4  
1
64  
63  
62  
61  
60  
59  
58  
57  
56  
55  
54  
53  
52  
51  
50  
49  
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
2
Flow-Through Architecture Optimizes PCB  
Layout  
3
4
Meets SSTL_3 Class I and Class II  
Specifications  
Y4  
5
V
V
6
DDQ  
Y5  
CC  
ESD Protection Exceeds 2000 V Per  
MIL-STD-883, Method 3015; Exceeds 200 V  
Using Machine Model (C = 200 pF, R = 0)  
A5  
A6  
GND  
A7  
A8  
7
Y6  
GND  
Y7  
8
9
Latch-Up Performance Exceeds 250 mA Per  
JESD 17  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
Y8  
V
V
DDQ  
Y9  
CC  
Packaged in Plastic Thin Shrink  
Small-Outline Package  
A9  
Y10  
GND  
OE  
A10  
GND  
NC  
description  
This 20-bit buffer is designed for 3-V to 3.6-V V  
operation and SSTL_3 input levels.  
CC  
V
NC  
REF  
GND  
GND  
A11  
A12  
Y11  
Y12  
Data flow from A to Y is controlled by the  
output-enable (OE). When OE is high, the outputs  
are in the high-impedance state.  
V
V
DDQ  
Y13  
CC  
A13  
A14  
GND  
A15  
A16  
To ensure the high-impedance state during power  
up or power down, OE should be tied to V  
through a pullup resistor; the minimum value of  
the resistor is determined by the current-sinking  
capability of the driver.  
Y14  
GND  
Y15  
CC  
Y16  
V
V
DDQ  
Y17  
CC  
The SN74SSTL16847 is characterized for  
operation from 0°C to 70°C.  
A17  
A18  
GND  
A19  
A20  
Y18  
GND  
Y19  
Y20  
NC – No internal connection  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Widebus is a trademark of Texas Instruments Incorporated.  
Copyright 1998, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与SN74SSTL16847DGG相关器件

型号 品牌 获取价格 描述 数据表
SN74SSTL16847DGGR TI

获取价格

SSTL SERIES, 20-BIT DRIVER, TRUE OUTPUT, PDSO64, PLASTIC, TSSOP-64
SN74SSTL16857 TI

获取价格

14-BIT SSTL_2 REGISTERED BUFFER
SN74SSTL16857DGG TI

获取价格

14-BIT SSTL_2 REGISTERED BUFFER
SN74SSTL32867GKE TI

获取价格

SSTL SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96, PLASTIC, FBGA-96
SN74SSTL32867GKER TI

获取价格

SSTL SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96, PLASTIC, FBGA-96
SN74SSTL32877GKE TI

获取价格

SSTL SERIES, 26-BIT DRIVER, TRUE OUTPUT, PBGA96, PLASTIC, FBGA-96
SN74SSTU32864 TI

获取价格

25-BIT CONFIGURABLE REGISTERED BUFFER WITH SSTL_18 INPUTS AND OUTPUTS
SN74SSTU32864_V01 TI

获取价格

25-BIT CONFIGURABLE REGISTERED BUFFER WITH SSTL_18 INPUTS AND OUTPUTS
SN74SSTU32864C TI

获取价格

25-BIT CONFIGURABLE REGISTERED BUFFER WITH SSTL 18 INPUTS AND OUTPUTS
SN74SSTU32864CGKER TI

获取价格

25-BIT CONFIGURABLE REGISTERED BUFFER WITH SSTL 18 INPUTS AND OUTPUTS