5秒后页面跳转
捷配首页

Datasheet > SN74SSTL32867GKE
SN74SSTL32867GKE PDF预览

SN74SSTL32867GKE

更新时间： 2024-11-24 18:18:23
品牌 Logo 应用领域
德州仪器 - TI 输出元件逻辑集成电路触发器
页数 文件大小 规格书
6页 86K
描述
SSTL SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96, PLASTIC, FBGA-96

阅读下载

中文翻译

获取价格

SN74SSTL32867GKE 技术参数

生命周期：Obsolete零件包装代码：BGA
包装说明：LFBGA,针数：96
Reach Compliance Code：unknownHTS代码：8542.39.00.01
风险等级：5.84系列：SSTL
JESD-30 代码：R-PBGA-B96长度：13.5 mm
逻辑集成电路类型：D FLIP-FLOP位数：26
功能数量：1端子数量：96
最高工作温度：70 °C最低工作温度：
输出极性：TRUE封装主体材料：PLASTIC/EPOXY
封装代码：LFBGA封装形状：RECTANGULAR
封装形式：GRID ARRAY, LOW PROFILE, FINE PITCH传播延迟（tpd）：3.8 ns
认证状态：Not Qualified座面最大高度：1.4 mm
最大供电电压 (Vsup)：2.7 V最小供电电压 (Vsup)：2.3 V
标称供电电压 (Vsup)：2.5 V表面贴装：YES
温度等级：COMMERCIAL端子形式：BALL
端子节距：0.8 mm端子位置：BOTTOM
触发器类型：POSITIVE EDGE宽度：5.5 mm
Base Number Matches：1

SN74SSTL32867GKE 数据手册

 浏览型号SN74SSTL32867GKE的Datasheet PDF文件第2页浏览型号SN74SSTL32867GKE的Datasheet PDF文件第3页浏览型号SN74SSTL32867GKE的Datasheet PDF文件第4页浏览型号SN74SSTL32867GKE的Datasheet PDF文件第5页浏览型号SN74SSTL32867GKE的Datasheet PDF文件第6页 
SN74SSTL32867  
DESIGNGOAL  
26-BIT REGISTERED BUFFER  
WITH SSTL_2 INPUTS AND LVCMOS OUTPUTS  
SCES240A – APRIL 1999 – REVISED MAY 1999  
Member of the Texas Instruments  
Differential CLK Signal  
Widebus Family  
Advanced ULTTL Output Circuitry  
Eliminates Switching Noise in  
Unterminated Line  
Supports SSTL_2 Signal Data Inputs  
Supports LVTTL Switching Levels on the  
RESET Pin  
Packaged in Plastic Fine-Pitch  
Ball-Grid-Array Package  
Flow-Through Architecture Optimizes PCB  
Layout  
description  
This 26-bit registered buffer is designed for 2.3-V to 2.7-V V  
LVCMOS-output applications.  
operation and SSTL_2 input and unterminated  
CC  
Data flow from A to Y is controlled by differential clock (CLK, CLK) inputs and the LVTTL reset (RESET) input.  
Data are triggered on the positive edge of the positive clock (CLK). The negative clock (CLK) is used to maintain  
noise margins. When RESET is low, all registers are reset, and all outputs are low.  
To ensure defined outputs from the register before a stable clock has been supplied, RESET must be held in  
the low state during power up.  
The SN74SSTL32867 is characterized for operation from 0°C to 70°C.  
GKE PACKAGE  
(TOP VIEW)  
terminal assignments  
1
2
3
4
5
6
1
2
3
4
5
6
A
B
C
D
E
F
A1  
V
GND  
V
Y1  
Y2  
Y4  
Y6  
Y8  
CC  
DDQ  
A
B
C
D
A3  
A2  
A4  
V
REF  
NC  
GND  
GND  
Y3  
A5  
Y5  
A7  
A6  
GND  
V
DDQ  
GND  
Y7  
A9  
A8  
V
CC  
GND  
Y9  
V
DDQ  
E
F
G
H
J
A11  
A13  
A15  
CLK  
CLK  
A16  
A18  
A20  
A22  
A24  
A26  
A10  
A12  
A14  
NC  
V
DDQ  
Y10  
Y12  
GND  
GND  
Y15  
Y17  
Y18  
Y20  
Y22  
Y24  
Y26  
GND  
Y11  
G
H
J
V
CC  
V
DDQ  
GND  
GND  
GND  
GND  
Y13  
Y14  
Y16  
GND  
K
L
RESET  
A17  
A19  
A21  
A23  
A25  
V
CC  
V
DDQ  
GND  
V
DDQ  
K
L
M
N
P
R
T
V
CC  
GND  
V
DDQ  
Y19  
GND  
NC  
V
DDQ  
GND  
M
N
P
R
T
Y21  
Y23  
Y25  
NC  
GND  
V
CC  
GND  
V
DDQ  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Widebus is a trademark of Texas Instruments Incorporated.  
Copyright 1999, Texas Instruments Incorporated  
PRODUCT PREVIEW information concerns products in the formative or  
design phase of development. Characteristic data and other  
specifications are design goals. Texas Instruments reserves the right to  
change or discontinue these products without notice.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
123456

中文翻译

下载PDF

与SN74SSTL32867GKE相关器件

型号 品牌 获取价格 描述 数据表
SN74SSTL32867GKER TI

获取价格

 		SSTL SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96, PLASTIC, FBGA-96
SN74SSTL32877GKE TI

获取价格

 		SSTL SERIES, 26-BIT DRIVER, TRUE OUTPUT, PBGA96, PLASTIC, FBGA-96
SN74SSTU32864 TI

获取价格

 		25-BIT CONFIGURABLE REGISTERED BUFFER WITH SSTL_18 INPUTS AND OUTPUTS
SN74SSTU32864_V01 TI

获取价格

 		25-BIT CONFIGURABLE REGISTERED BUFFER WITH SSTL_18 INPUTS AND OUTPUTS
SN74SSTU32864C TI

获取价格

 		25-BIT CONFIGURABLE REGISTERED BUFFER WITH SSTL 18 INPUTS AND OUTPUTS
SN74SSTU32864CGKER TI

获取价格

 		25-BIT CONFIGURABLE REGISTERED BUFFER WITH SSTL 18 INPUTS AND OUTPUTS
SN74SSTU32864CZKER TI

获取价格

 		25-BIT CONFIGURABLE REGISTERED BUFFER WITH SSTL 18 INPUTS AND OUTPUTS
SN74SSTU32864D TI

获取价格

 		25-BIT CONFIGURABLE REGISTERED BUFFER WITH SSTL_18 INPUTS AND OUTPUTS
SN74SSTU32864DGKER TI

获取价格

 		25-BIT CONFIGURABLE REGISTERED BUFFER WITH SSTL_18 INPUTS AND OUTPUTS
SN74SSTU32864DZKER TI

获取价格

 		25-BIT CONFIGURABLE REGISTERED BUFFER WITH SSTL_18 INPUTS AND OUTPUTS

与SN74SSTL32867GKE相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证