5秒后页面跳转
捷配首页

Datasheet > SN74LVCH32245A
SN74LVCH32245A PDF预览

SN74LVCH32245A

更新时间： 2024-11-22 23:06:23
品牌 Logo 应用领域
德州仪器 - TI 总线收发器输出元件
页数 文件大小 规格书
9页 135K
描述
32-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

SN74LVCH32245A 数据手册

 浏览型号SN74LVCH32245A的Datasheet PDF文件第2页浏览型号SN74LVCH32245A的Datasheet PDF文件第3页浏览型号SN74LVCH32245A的Datasheet PDF文件第4页浏览型号SN74LVCH32245A的Datasheet PDF文件第5页浏览型号SN74LVCH32245A的Datasheet PDF文件第6页浏览型号SN74LVCH32245A的Datasheet PDF文件第7页 
SN74LVCH32245A  
32-BIT BUS TRANSCEIVER  
WITH 3-STATE OUTPUTS  
SCAS616A – OCTOBER 1998 – REVISED JUNE 1999  
Member of the Texas Instruments  
Widebus Family  
Bus Hold on Data Inputs Eliminates the  
Need for External Pullup/Pulldown  
Resistors  
EPIC (Enhanced-Performance Implanted  
CMOS) Submicron Process  
ESD Protection Exceeds 2000 V Per  
MIL-STD-883, Method 3015; Exceeds 200 V  
Using Machine Model (C = 200 pF, R = 0)  
Typical V  
< 0.8 V at V  
(Output Ground Bounce)  
OLP  
= 3.3 V, T = 25°C  
CC  
A
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
Typical V  
> 2 V at V  
(Output V  
Undershoot)  
OHV  
CC  
OH  
= 3.3 V, T = 25°C  
A
Packaged in Plastic Fine-Pitch Ball Grid  
Array Package  
I
Supports Partial-Power-Down-Mode  
off  
Operation  
Supports Mixed-Mode Signal Operation on  
All Ports (5-V Input/Output Voltage With  
3.3-V V  
)
CC  
description  
This 32-bit (dual-octal) noninverting bus transceiver is designed for 1.65-V to 3.6-V V  
operation.  
CC  
The SN74LVCH32245A is designed for asynchronous communication between data buses. The  
control-function implementation minimizes external timing requirements.  
This device can be used as four 8-bit transceivers, two 16-bit transceivers, or one 32-bit transceiver. It allows  
data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at  
the direction-control (DIR) input. The output-enable (OE) input can be used to disable the device so that the  
buses are effectively isolated.  
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators  
in a mixed 3.3-V/5-V system environment.  
This device is fully specified for partial-power-down applications using I . The I circuitry disables the outputs,  
off  
off  
preventing damaging current backflow through the device when it is powered down.  
To ensure the high-impedance state during power up or power down, OE should be tied to V through a pullup  
CC  
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.  
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.  
The SN74LVCH32245A is characterized for operation from –40°C to 85°C.  
FUNCTION TABLE  
(each 8-bit section)  
INPUTS  
OPERATION  
OE  
L
DIR  
L
B data to A bus  
A data to B bus  
Isolation  
L
H
H
X
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC and Widebus are trademarks of Texas Instruments Incorporated.  
Copyright 1999, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...9

中文翻译

下载PDF

与SN74LVCH32245A相关器件

型号 品牌 获取价格 描述 数据表
SN74LVCH32245AGKE TI

获取价格

 		32-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS
SN74LVCH32373A TI

获取价格

 		32-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS
SN74LVCH32373AGKE TI

获取价格

 		32-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS
SN74LVCH32373ANMJR TI

获取价格

 		具有三态输出的 32 位透明 D 型锁存器 | NMJ | 96 | -40 to 85
SN74LVCH32373AZKER TI

获取价格

 		32-Bit Transparent D-Type Latch With 3-State Outputs 96-LFBGA -40 to 85
SN74LVCH32374A TI

获取价格

 		32-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS
SN74LVCH32374A_16 TI

获取价格

 		32-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP
SN74LVCH32374AGKE TI

获取价格

 		32-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS
SN74LVCH32374AGKER TI

获取价格

 		32-Bit Edge-Triggered D-Type Flip-Flop With 3-State Outputs 96-LFBGA -40 to 85
SN74LVCH32374AZKER TI

获取价格

 		32-Bit Edge-Triggered D-Type Flip-Flop With 3-State Outputs 96-LFBGA -40 to 85

与SN74LVCH32245A相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证