5秒后页面跳转
捷配首页

Datasheet > SN74LV74DB
SN74LV74DB PDF预览

SN74LV74DB

更新时间： 2024-11-02 15:52:19
品牌 Logo 应用领域
德州仪器 - TI 光电二极管输出元件逻辑集成电路触发器
页数 文件大小 规格书
8页 143K
描述
IC LV/LV-A/LVX/H SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14, SSOP-14, FF/Latch

阅读下载

中文翻译

获取价格

SN74LV74DB 技术参数

生命周期：Obsolete零件包装代码：SSOP
包装说明：SSOP,针数：14
Reach Compliance Code：unknownHTS代码：8542.39.00.01
风险等级：5.7系列：LV/LV-A/LVX/H
JESD-30 代码：R-PDSO-G14长度：6.2 mm
逻辑集成电路类型：D FLIP-FLOP位数：1
功能数量：2端子数量：14
最高工作温度：85 °C最低工作温度：-40 °C
输出极性：COMPLEMENTARY封装主体材料：PLASTIC/EPOXY
封装代码：SSOP封装形状：RECTANGULAR
封装形式：SMALL OUTLINE, SHRINK PITCH传播延迟（tpd）：28 ns
认证状态：Not Qualified座面最大高度：2 mm
最大供电电压 (Vsup)：5.5 V最小供电电压 (Vsup)：2.7 V
标称供电电压 (Vsup)：3.3 V表面贴装：YES
技术：CMOS温度等级：INDUSTRIAL
端子形式：GULL WING端子节距：0.65 mm
端子位置：DUAL触发器类型：POSITIVE EDGE
宽度：5.3 mm最小 fmax：70 MHz
Base Number Matches：1

SN74LV74DB 数据手册

 浏览型号SN74LV74DB的Datasheet PDF文件第2页浏览型号SN74LV74DB的Datasheet PDF文件第3页浏览型号SN74LV74DB的Datasheet PDF文件第4页浏览型号SN74LV74DB的Datasheet PDF文件第5页浏览型号SN74LV74DB的Datasheet PDF文件第6页浏览型号SN74LV74DB的Datasheet PDF文件第7页 
ꢀꢁ ꢂꢃ ꢄꢅꢆ ꢃ ꢇ ꢀ ꢁꢆ ꢃꢄꢅ ꢆꢃ  
ꢈꢉꢊ ꢄ ꢋꢌ ꢀꢍ ꢎ ꢍꢅꢏ ꢐꢏꢈꢑ ꢏꢐꢎ ꢒꢍ ꢑ ꢑꢏ ꢒꢏꢈ ꢈꢐꢎ ꢓꢋ ꢏ ꢔ ꢄꢍ ꢋ ꢐꢔ ꢄꢌ ꢋꢀ  
SCLS189C − FEBRUARY 1993 − REVISED APRIL 1996  
SN54LV74 . . . J OR W PACKAGE  
SN74LV74 . . . D, DP, OR PW PACKAGE  
(TOP VIEW)  
D
D
D
D
EPIC (Enhanced-Performance Implanted  
CMOS) 2-µ Process  
Typical V  
(Output Ground Bounce)  
OLP  
< 0.8 V at V , T = 25°C  
CC  
A
1CLR  
1D  
V
CC  
2CLR  
2D  
1
2
3
4
5
6
7
14  
13  
12  
11  
Typical V  
(Output V  
Undershoot)  
OHV  
OH  
> 2 V at V , T = 25°C  
CC  
A
1CLK  
1PRE  
1Q  
ESD Protection Exceeds 2000 V Per  
MIL-STD-883C, Method 3015; Exceeds  
200 V Using Machine Model  
(C = 200 pF, R = 0)  
2CLK  
10 2PRE  
9
8
1Q  
2Q  
2Q  
GND  
D
D
Latch-Up Performance Exceeds 250 mA  
Per JEDEC Standard JESD-17  
SN54LV74 . . . FK PACKAGE  
(TOP VIEW)  
Package Options Include Plastic  
Small-Outline (D), Shrink Small-Outline  
(DB), Thin Shrink Small-Outline (PW),  
Ceramic Flat (W) Packages, Chip Carriers  
(FK), and (J) 300-mil DIPs  
3
2
1
20 19  
18  
2D  
1CLK  
NC  
4
5
6
7
8
NC  
17  
16  
description  
2CLK  
1PRE  
NC  
15 NC  
14  
9 10 11 12 13  
These dual positive-edge-triggered D-type flip-  
flops are designed for 2.7-V to 5.5-V V  
operation.  
2PRE  
1Q  
CC  
A low level at the preset (PRE) or clear (CLR)  
inputs sets or resets the outputs regardless of the  
levels of the other inputs. When PRE and CLR are  
inactive (high), data at the data (D) inputs meeting  
the setup-time requirements is transferred to the  
NC − No internal connection  
outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly  
related to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed  
without affecting the levels at the outputs.  
The SN74LV74 is available in TI’s shrink small-outline package (DB), which provides the same I/O pin count  
and functionality of standard small-outline packages in less than half the printed-circuit-board area.  
The SN54LV74 is characterized for operation over the full military temperature range of −55°C to 125°C. The  
SN74LV74 is characterized for operation from −40°C to 85°C.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC is a trademark of Texas Instruments Incorporated.  
Copyright 1996, Texas Instruments Incorporated  
ꢉ ꢁ ꢄꢏꢀꢀ ꢌ ꢎꢕ ꢏꢒꢖ ꢍꢀ ꢏ ꢁ ꢌꢎꢏꢈ ꢗꢘ ꢙꢚ ꢛꢜꢝ ꢞꢟꢠ ꢡꢗ ꢝꢜ ꢡꢗꢢ ꢙꢡꢚ ꢋꢒ ꢌ ꢈ ꢉ ꢣꢎ ꢍꢌ ꢁ  
ꢗ
ꢈ
ꢊ
ꢎ
ꢊ
ꢙ
ꢡ
ꢤ
ꢜ
ꢥ
ꢟ
ꢢ
ꢗꢙ  
ꢜ
ꢡ
ꢝ
ꢞ
ꢥ
ꢥ
ꢠ
ꢡ
ꢗ
ꢢ
ꢚ
ꢜ
ꢤ
ꢦ
ꢞ
ꢧ
ꢨ
ꢙ
ꢝ
ꢢ
ꢗ
ꢙ
ꢜ
ꢡ
ꢛ
ꢢ
ꢠ
ꢩ
ꢋ
ꢥ
ꢜ
ꢛ
ꢞ
ꢝ
ꢗ
ꢚ
ꢝ
ꢜ
ꢡ
ꢤ
ꢜ
ꢥ
ꢟ
ꢗ
ꢜ
ꢚ
ꢦ
ꢠ
ꢝ
ꢙ
ꢤ
ꢙ
ꢝ
ꢢ
ꢗ
ꢙ
ꢜ
ꢡ
ꢚ
ꢦ
ꢠ
ꢥ
ꢗ
ꢘ
ꢠ
ꢗ
ꢠ
ꢥ
ꢟ
ꢚ
ꢜ
ꢤ
ꢎ
ꢠ
ꢪ
ꢢ
ꢚ
ꢍ
ꢡ
ꢚ
ꢗ
ꢥ
ꢞ
ꢟ
ꢠꢡ  
ꢗ
ꢚ
ꢚ
ꢗ
ꢢ
ꢡ
ꢛ
ꢢ
ꢥ
ꢛ
ꢫ
ꢢ
ꢥ
ꢥ
ꢢ
ꢡ
ꢗ
ꢬ
ꢩ
ꢋ
ꢥ
ꢜ
ꢛ
ꢞ
ꢝ
ꢗ
ꢙ
ꢜ
ꢡ
ꢦꢢ ꢥ ꢢ ꢟ ꢠ ꢗ ꢠ ꢥ ꢚ ꢩ  
ꢦ
ꢥ
ꢜ
ꢝ
ꢠ
ꢚ
ꢚ
ꢙ
ꢡ
ꢭ
ꢛ
ꢜ
ꢠ
ꢚ
ꢡ
ꢜ
ꢗ
ꢡ
ꢠ
ꢝ
ꢠ
ꢚ
ꢚ
ꢢ
ꢥ
ꢙ
ꢨ
ꢬ
ꢙ
ꢡ
ꢝ
ꢨ
ꢞ
ꢛ
ꢠ
ꢗ
ꢠ
ꢚ
ꢗ
ꢙ
ꢡ
ꢭ
ꢜ
ꢤ
ꢢ
ꢨ
ꢨ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443  
12345678

中文翻译

下载PDF

与SN74LV74DB相关器件

型号 品牌 获取价格 描述 数据表
SN74LV74DBLE TI

获取价格

 		Dual Positive-Edge-Triggered D-Type Flip-Flop 14-SSOP -40 to 85
SN74LV74DBR ROCHESTER

获取价格

 		LV/LV-A/LVX/H SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO
SN74LV74DBR TI

获取价格

 		LV/LV-A/LVX/H SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO
SN74LV74DP TI

获取价格

 		DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS
SN74LV74DR ROCHESTER

获取价格

 		LV/LV-A/LVX/H SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO
SN74LV74DR TI

获取价格

 		Dual Positive-Edge-Triggered D-Type Flip-Flop 14-SOIC -40 to 85
SN74LV74PW TI

获取价格

 		DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS
SN74LV74PWLE TI

获取价格

 		暂无描述
SN74LV74PWR TI

获取价格

 		暂无描述
SN74LV8151 TI

获取价格

 		10-BIT UNIVERSAL SCHMITT-TRIGGER BUFFER WITH 3-STATE OUTPUTS

与SN74LV74DB相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证