5秒后页面跳转
捷配首页

Datasheet > 暂无类别数据> SN74LV8151DWRE4
SN74LV8151DWRE4 PDF预览

SN74LV8151DWRE4

更新时间： 2024-11-01 23:03:19
品牌 Logo 应用领域
德州仪器 - TI 触发器输出元件
页数 文件大小 规格书
14页 289K
描述
10-BIT UNIVERSAL SCHMITT-TRIGGER BUFFER WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

SN74LV8151DWRE4 数据手册

 浏览型号SN74LV8151DWRE4的Datasheet PDF文件第2页浏览型号SN74LV8151DWRE4的Datasheet PDF文件第3页浏览型号SN74LV8151DWRE4的Datasheet PDF文件第4页浏览型号SN74LV8151DWRE4的Datasheet PDF文件第5页浏览型号SN74LV8151DWRE4的Datasheet PDF文件第6页浏览型号SN74LV8151DWRE4的Datasheet PDF文件第7页 
ꢀꢁꢂ ꢃꢄꢅ ꢆꢇ ꢈꢇ  
ꢇ ꢉ ꢊꢋꢌ ꢍ ꢎꢁꢌ ꢅꢏ ꢐꢀꢑꢄ ꢀꢒ ꢓꢔꢌ ꢍꢍꢊꢍ ꢐꢌꢕ ꢕ ꢏꢐ ꢋ ꢎꢖ ꢖꢏ ꢐ  
ꢗ ꢌꢍ ꢓ ꢘ ꢊꢀꢍꢑꢍ ꢏ ꢙ ꢎꢍ ꢚ ꢎꢍꢀ  
SCES610 − OCTOBER 2004  
NT OR PW PACKAGE  
(TOP VIEW)  
D
D
D
2-V to 5.5-V V  
Operation  
CC  
Max t of 15 ns at 5 V  
pd  
Schmitt-Trigger Inputs Allow for Slow Input  
Rise/Fall Time  
24  
23  
22  
21  
20  
19  
18  
17  
16  
15  
14  
13  
1
T/C  
A
B
V
P
N
CC  
2
3
D
D
D
D
D
D
D
Polarity Control for Y Outputs Selects True  
or Complementary Logic  
4
D1  
D2  
D3  
D4  
D5  
D6  
D7  
D8  
Y1  
Y2  
Y3  
Y4  
Y5  
Y6  
Y7  
Y8  
OE  
5
Typical V  
<0.8 V at V  
(Output Ground Bounce)  
OLP  
CC  
6
= 3.3 V, T = 25°C  
A
7
Typical V  
>2.3 V at V  
(Output V  
Undershoot)  
OHV  
CC  
OH  
8
= 3.3 V, T = 25°C  
A
9
I
Supports Partial-Power-Down Mode  
off  
10  
11  
12  
Operation  
Supports Mixed-Mode Voltage Operation on  
All Ports  
GND  
Latch-Up Performance Exceeds 250 mA Per  
JESD 17  
ESD Protection Exceeds JESD 22  
− 2000-V Human-Body Model (A114-A)  
− 200-V Machine Model (A115-A)  
− 1000-V Charged-Device Model (C101)  
description/ordering information  
The SN74LV8151 is a 10-bit universal Schmitt-trigger buffer with 3-state outputs, designed for 2-V to 5.5-V V  
CC  
operation. The logic control (T/C) pin allows the user to configure Y1 to Y8 as noninverting or inverting outputs.  
When T/C is high, the Y outputs are noninverted (true logic ), and when T/C is low, the Y outputs are inverted  
(complementary logic).  
When output-enable (OE) input is low, the device passes data from Dn to Yn. When OE is high, the Y outputs  
are in the high-impedance state. The path A to P is a simple Schmitt-trigger buffer, and the path B to N is a simple  
Schmitt-trigger inverter.  
This device is fully specified for partial-power-down applications using I . The I circuitry disables the outputs,  
off  
off  
preventing damaging current backflow through the device when it is powered down.  
To ensure the high-impedance state during power up or power down, OE should be tied to V  
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.  
through a pullup  
CC  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
†
PACKAGE  
T
A
PDIP − NT  
Tube  
Tube  
SN74LV8151NT  
SN74LV8151PW  
SN74LV8151NT  
−40°C to 85°C  
TSSOP − PW  
LV8151  
Tape and reel SN74LV8151PWR  
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design  
guidelines are available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
ꢚ
ꢚ
ꢐ
ꢙ
ꢫ
ꢛ
ꢦ
ꢎ
ꢒ
ꢤ
ꢍ
ꢥ
ꢌ
ꢟ
ꢙ
ꢝ
ꢁ
ꢞ
ꢛ
ꢑ
ꢍ
ꢑ
ꢜ
ꢝ
ꢧ
ꢞ
ꢟ
ꢥ
ꢠ
ꢡ
ꢢ
ꢢ
ꢣ
ꢣ
ꢜ
ꢜ
ꢟ
ꢟ
ꢝ
ꢝ
ꢜ
ꢤ
ꢤ
ꢨ
ꢥ
ꢦ
ꢠ
ꢠ
ꢧ
ꢧ
ꢝ
ꢣ
ꢢ
ꢡ
ꢤ
ꢤ
ꢟ
ꢞ
ꢨ
ꢍꢧ  
ꢦ
ꢩ
ꢤ
ꢪ
ꢜ
ꢥ
ꢢ
ꢤ
ꢣ
ꢜ
ꢣ
ꢟ
ꢠ
ꢝ
ꢦ
ꢫ
ꢢ
ꢝ
ꢣ
ꢣ
ꢧ
ꢤ
ꢬ
Copyright 2004, Texas Instruments Incorporated  
ꢠ
ꢟ
ꢥ
ꢣ
ꢟ
ꢠ
ꢡ
ꢣ
ꢟ
ꢤ
ꢨ
ꢜ
ꢞ
ꢜ
ꢥ
ꢧ
ꢠ
ꢣ
ꢭ
ꢣ
ꢧ
ꢠ
ꢟ
ꢞ
ꢮ
ꢢ
ꢌ
ꢝ
ꢡ
ꢧ
ꢤ
ꢣ
ꢢ
ꢝ
ꢫ
ꢢ
ꢠ
ꢫ
ꢯ
ꢢ
ꢣ ꢧ ꢤ ꢣꢜ ꢝꢱ ꢟꢞ ꢢ ꢪꢪ ꢨꢢ ꢠ ꢢ ꢡ ꢧ ꢣ ꢧ ꢠ ꢤ ꢬ  
ꢠ
ꢠ
ꢢ
ꢝ
ꢣ
ꢰ
ꢬ
ꢚ
ꢠ
ꢟ
ꢫ
ꢦ
ꢥ
ꢣ
ꢜ
ꢟ
ꢝ
ꢨ
ꢠ
ꢟ
ꢥ
ꢧ
ꢤ
ꢤ
ꢜ
ꢝ
ꢱ
ꢫ
ꢟ
ꢧ
ꢤ
ꢝ
ꢟ
ꢣ
ꢝ
ꢧ
ꢥ
ꢧ
ꢤ
ꢤ
ꢢ
ꢠ
ꢜ
ꢪ
ꢰ
ꢜ
ꢝ
ꢥ
ꢪ
ꢦ
ꢫ
ꢧ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...14

中文翻译

下载PDF

SN74LV8151DWRE4 替代型号

型号 品牌 替代类型 描述 数据表
SN74LV8151DW TI

完全替代

 10-BIT UNIVERSAL SCHMITT-TRIGGER BUFFER WITH 3-STATE OUTPUTS
SN74LV8151PWR TI

完全替代

 10-BIT UNIVERSAL SCHMITT-TRIGGER BUFFER WITH 3-STATE OUTPUTS
SN74LV8151PW TI

完全替代

 10-BIT UNIVERSAL SCHMITT-TRIGGER BUFFER WITH 3-STATE OUTPUTS

与SN74LV8151DWRE4相关器件

型号 品牌 获取价格 描述 数据表
SN74LV8151DWRG4 TI

获取价格

 		10-BIT UNIVERSAL SCHMITT-TRIGGER BUFFER WITH 3-STATE OUTPUTS
SN74LV8151NT TI

获取价格

 		10-BIT UNIVERSAL SCHMITT-TRIGGER BUFFER WITH 3-STATE OUTPUTS
SN74LV8151NTE4 TI

获取价格

 		10-BIT UNIVERSAL SCHMITT-TRIGGER BUFFER WITH 3-STATE OUTPUTS
SN74LV8151PW TI

获取价格

 		10-BIT UNIVERSAL SCHMITT-TRIGGER BUFFER WITH 3-STATE OUTPUTS
SN74LV8151PWE4 TI

获取价格

 		10-BIT UNIVERSAL SCHMITT-TRIGGER BUFFER WITH 3-STATE OUTPUTS
SN74LV8151PWG4 TI

获取价格

 		10-BIT UNIVERSAL SCHMITT-TRIGGER BUFFER WITH 3-STATE OUTPUTS
SN74LV8151PWR TI

获取价格

 		10-BIT UNIVERSAL SCHMITT-TRIGGER BUFFER WITH 3-STATE OUTPUTS
SN74LV8151PWRE4 TI

获取价格

 		10-BIT UNIVERSAL SCHMITT-TRIGGER BUFFER WITH 3-STATE OUTPUTS
SN74LV8151PWRG4 TI

获取价格

 		10-BIT UNIVERSAL SCHMITT-TRIGGER BUFFER WITH 3-STATE OUTPUTS
SN74LV8153 TI

获取价格

 		SERIAL-TO-PARALLEL INTERFACE

与SN74LV8151DWRE4相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证