5秒后页面跳转
SN74LV8151DGVR PDF预览

SN74LV8151DGVR

更新时间: 2024-11-19 22:34:39
品牌 Logo 应用领域
德州仪器 - TI 总线驱动器总线收发器触发器逻辑集成电路电视光电二极管输出元件PC
页数 文件大小 规格书
14页 289K
描述
10-BIT UNIVERSAL SCHMITT-TRIGGER BUFFER WITH 3-STATE OUTPUTS

SN74LV8151DGVR 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:SOIC
包装说明:TVSOP-24针数:24
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:6 weeks
风险等级:1.29Samacsys Confidence:4
Samacsys Status:ReleasedSamacsys PartID:376817
Samacsys Pin Count:24Samacsys Part Category:Integrated Circuit
Samacsys Package Category:Small Outline PackagesSamacsys Footprint Name:DGV (R-PDSO-G24)
Samacsys Released Date:2018-05-08 14:24:17Is Samacsys:N
其他特性:ONE SCHMITT TRIGGER INVERTER, ONE SCHMITT TRIGGER BUFFER控制类型:ENABLE LOW
计数方向:UNIDIRECTIONAL系列:LV/LV-A/LVX/H
JESD-30 代码:R-PDSO-G24JESD-609代码:e4
长度:5 mm负载电容(CL):50 pF
逻辑集成电路类型:BUS DRIVER最大I(ol):0.012 A
湿度敏感等级:1位数:8
功能数量:1端口数量:2
端子数量:24最高工作温度:85 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:CONFIGURABLE封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP24,.25,16
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
包装方法:TR峰值回流温度(摄氏度):260
电源:3.3 V最大电源电流(ICC):0.02 mA
Prop。Delay @ Nom-Sup:34 ns传播延迟(tpd):57 ns
认证状态:Not Qualified施密特触发器:YES
座面最大高度:1.2 mm子类别:Bus Driver/Transceivers
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):2.5 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:0.4 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED翻译:N/A
宽度:4.4 mmBase Number Matches:1

SN74LV8151DGVR 数据手册

 浏览型号SN74LV8151DGVR的Datasheet PDF文件第2页浏览型号SN74LV8151DGVR的Datasheet PDF文件第3页浏览型号SN74LV8151DGVR的Datasheet PDF文件第4页浏览型号SN74LV8151DGVR的Datasheet PDF文件第5页浏览型号SN74LV8151DGVR的Datasheet PDF文件第6页浏览型号SN74LV8151DGVR的Datasheet PDF文件第7页 
ꢀꢁꢂ ꢃꢄꢅ ꢆꢇ ꢈꢇ  
ꢇ ꢉ ꢊꢋꢌ ꢍ ꢎꢁꢌ ꢅꢏ ꢐꢀꢑꢄ ꢀꢒ ꢓꢔꢌ ꢍꢍꢊꢍ ꢐꢌꢕ ꢕ ꢏꢐ ꢋ ꢎꢖ ꢖꢏ ꢐ  
ꢗ ꢌꢍ ꢓ ꢘ ꢊꢀꢍꢑꢍ ꢏ ꢙ ꢎꢍ ꢚ ꢎꢍꢀ  
SCES610 − OCTOBER 2004  
NT OR PW PACKAGE  
(TOP VIEW)  
D
D
D
2-V to 5.5-V V  
Operation  
CC  
Max t of 15 ns at 5 V  
pd  
Schmitt-Trigger Inputs Allow for Slow Input  
Rise/Fall Time  
24  
23  
22  
21  
20  
19  
18  
17  
16  
15  
14  
13  
1
T/C  
A
B
V
P
N
CC  
2
3
D
D
D
D
D
D
D
Polarity Control for Y Outputs Selects True  
or Complementary Logic  
4
D1  
D2  
D3  
D4  
D5  
D6  
D7  
D8  
Y1  
Y2  
Y3  
Y4  
Y5  
Y6  
Y7  
Y8  
OE  
5
Typical V  
<0.8 V at V  
(Output Ground Bounce)  
OLP  
CC  
6
= 3.3 V, T = 25°C  
A
7
Typical V  
>2.3 V at V  
(Output V  
Undershoot)  
OHV  
CC  
OH  
8
= 3.3 V, T = 25°C  
A
9
I
Supports Partial-Power-Down Mode  
off  
10  
11  
12  
Operation  
Supports Mixed-Mode Voltage Operation on  
All Ports  
GND  
Latch-Up Performance Exceeds 250 mA Per  
JESD 17  
ESD Protection Exceeds JESD 22  
− 2000-V Human-Body Model (A114-A)  
− 200-V Machine Model (A115-A)  
− 1000-V Charged-Device Model (C101)  
description/ordering information  
The SN74LV8151 is a 10-bit universal Schmitt-trigger buffer with 3-state outputs, designed for 2-V to 5.5-V V  
CC  
operation. The logic control (T/C) pin allows the user to configure Y1 to Y8 as noninverting or inverting outputs.  
When T/C is high, the Y outputs are noninverted (true logic ), and when T/C is low, the Y outputs are inverted  
(complementary logic).  
When output-enable (OE) input is low, the device passes data from Dn to Yn. When OE is high, the Y outputs  
are in the high-impedance state. The path A to P is a simple Schmitt-trigger buffer, and the path B to N is a simple  
Schmitt-trigger inverter.  
This device is fully specified for partial-power-down applications using I . The I circuitry disables the outputs,  
off  
off  
preventing damaging current backflow through the device when it is powered down.  
To ensure the high-impedance state during power up or power down, OE should be tied to V  
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.  
through a pullup  
CC  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
PACKAGE  
T
A
PDIP − NT  
Tube  
Tube  
SN74LV8151NT  
SN74LV8151PW  
SN74LV8151NT  
−40°C to 85°C  
TSSOP − PW  
LV8151  
Tape and reel SN74LV8151PWR  
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design  
guidelines are available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
ꢍꢧ  
Copyright 2004, Texas Instruments Incorporated  
ꢣ ꢧ ꢤ ꢣꢜ ꢝꢱ ꢟꢞ ꢢ ꢪꢪ ꢨꢢ ꢠ ꢢ ꢡ ꢧ ꢣ ꢧ ꢠ ꢤ ꢬ  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

SN74LV8151DGVR 替代型号

型号 品牌 替代类型 描述 数据表
SN74LV8151DW TI

完全替代

10-BIT UNIVERSAL SCHMITT-TRIGGER BUFFER WITH 3-STATE OUTPUTS
SN74LV8151PWR TI

完全替代

10-BIT UNIVERSAL SCHMITT-TRIGGER BUFFER WITH 3-STATE OUTPUTS
SN74LV8151PW TI

完全替代

10-BIT UNIVERSAL SCHMITT-TRIGGER BUFFER WITH 3-STATE OUTPUTS

与SN74LV8151DGVR相关器件

型号 品牌 获取价格 描述 数据表
SN74LV8151DGVRE4 TI

获取价格

10-BIT UNIVERSAL SCHMITT-TRIGGER BUFFER WITH 3-STATE OUTPUTS
SN74LV8151DGVRG4 TI

获取价格

10-BIT UNIVERSAL SCHMITT-TRIGGER BUFFER WITH 3-STATE OUTPUTS
SN74LV8151DW TI

获取价格

10-BIT UNIVERSAL SCHMITT-TRIGGER BUFFER WITH 3-STATE OUTPUTS
SN74LV8151DWE4 TI

获取价格

10-BIT UNIVERSAL SCHMITT-TRIGGER BUFFER WITH 3-STATE OUTPUTS
SN74LV8151DWG4 TI

获取价格

10-BIT UNIVERSAL SCHMITT-TRIGGER BUFFER WITH 3-STATE OUTPUTS
SN74LV8151DWR TI

获取价格

10-BIT UNIVERSAL SCHMITT-TRIGGER BUFFER WITH 3-STATE OUTPUTS
SN74LV8151DWRE4 TI

获取价格

10-BIT UNIVERSAL SCHMITT-TRIGGER BUFFER WITH 3-STATE OUTPUTS
SN74LV8151DWRG4 TI

获取价格

10-BIT UNIVERSAL SCHMITT-TRIGGER BUFFER WITH 3-STATE OUTPUTS
SN74LV8151NT TI

获取价格

10-BIT UNIVERSAL SCHMITT-TRIGGER BUFFER WITH 3-STATE OUTPUTS
SN74LV8151NTE4 TI

获取价格

10-BIT UNIVERSAL SCHMITT-TRIGGER BUFFER WITH 3-STATE OUTPUTS