Datasheet > SN74AUC2G08DCURE4

SN74AUC2G08DCURE4

更新时间： 2024-11-24 05:17:39

品牌	Logo	应用领域
德州仪器 - TI		输入元件
页数	文件大小	规格书
11页	292K
描述
DUAL 2 - INPUT POSITIVE - AND GATE

阅读下载

中文翻译

获取价格

数据手册
替代型号

如果您发现信息不准确，欢迎纠错

SN74AUC2G08DCURE4 数据手册

浏览型号SN74AUC2G08DCURE4的Datasheet PDF文件第2页

浏览型号SN74AUC2G08DCURE4的Datasheet PDF文件第3页

浏览型号SN74AUC2G08DCURE4的Datasheet PDF文件第4页

浏览型号SN74AUC2G08DCURE4的Datasheet PDF文件第5页

浏览型号SN74AUC2G08DCURE4的Datasheet PDF文件第6页

浏览型号SN74AUC2G08DCURE4的Datasheet PDF文件第7页

ꢀꢁ ꢂꢃ ꢄꢅ ꢆꢇ ꢈ ꢉꢊ

ꢋꢅꢄ ꢌ ꢇ ꢍꢎꢁ ꢏꢅꢐ ꢏꢑ ꢀꢎ ꢐ ꢎꢒꢓ ꢍꢄꢁ ꢋ ꢈ ꢄꢐꢓ

SCES477A − AUGUST 2003 − REVISED NOVEMBER 2003

DCT OR DCU PACKAGE

(TOP VIEW)

Available in the Texas Instruments

NanoStar and NanoFree Packages

Optimized for 1.8-V Operation and Is 3.6-V

I/O Tolerant to Support Mixed-Mode Signal

Operation

Supports Partial-Power-Down Mode

off

GND

Operation

Sub 1-V Operable

YEP OR YZP PACKAGE

(BOTTOM VIEW)

Max t of 1.5 ns at 1.8 V

Low Power Consumption, 10 µA at 1.8 V

4 5

3 6

2 7

1 8

GND

8-mA Output Drive at 1.8 V

Latch-Up Performance Exceeds 100 mA Per

JESD 78, Class II

ESD Protection Exceeds JESD 22

− 2000-V Human-Body Model (A114-A)

− 200-V Machine Model (A115-A)

− 1000-V Charged-Device Model (C101)

description/ordering information

This dual 2-input positive-AND gate is operational at 0.8-V to 2.7-V V , but is designed specifically for 1.65-V

to 1.95-V V

operation.

Y + A • B or Y + A ) B

The SN74AUC2G08 performs the Boolean function

in positive logic.

NanoStar and NanoFree package technology is a major breakthrough in IC packaging concepts, using the

die as the package.

This device is fully specified for partial-power-down applications using I . The I circuitry disables the outputs,

off

preventing damaging current backflow through the device when it is powered down.

For more information about AUC Little Logic devices, please refer to the TI application report, Applications of

Texas Instruments AUC Sub-1-V Little Logic Devices, literature number SCEA027.

ORDERING INFORMATION

ORDERABLE

PART NUMBER

TOP-SIDE

MARKING

†

PACKAGE

‡

NanoStar − WCSP (DSBGA)

0.23-mm Large Bump − YEP

SN74AUC2G08YEPR

SN74AUC2G08YZPR

Tape and reel

_ _ _UE_

NanoFree − WCSP (DSBGA)

0.23-mm Large Bump − YZP (Pb-free)

−40°C to 85°C

SSOP − DCT

Tape and reel

SN74AUC2G08DCTR

SN74AUC2G08DCUR

U08_ _ _

U08_

VSSOP − DCU

†

‡

Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available

at www.ti.com/sc/package.

DCT: The actual top-side marking has three additional characters that designate the year, month, and assembly/test site.

DCU: The actual top-side marking has one additional character that designates the assembly/test site.

YEP/YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and

one following character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition

^{(1 = SnPb,}• = Pb-free).

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

NanoStar and NanoFree are trademarks of Texas Instruments.

ꢏꢔ ꢑ ꢋꢅ ꢆ ꢐꢎ ꢑ ꢁ ꢋ ꢄꢐꢄ ꢕꢖ ꢗ ꢘꢙ ꢚ ꢛꢜ ꢕꢘꢖ ꢕꢝ ꢞꢟ ꢙ ꢙ ꢠꢖꢜ ꢛꢝ ꢘꢗ ꢡꢟꢢ ꢣꢕꢞ ꢛꢜ ꢕꢘꢖ ꢤꢛ ꢜꢠ ꢥ

ꢏꢙ ꢘ ꢤꢟꢞ ꢜ ꢝ ꢞ ꢘꢖ ꢗꢘ ꢙ ꢚ ꢜ ꢘ ꢝ ꢡꢠ ꢞ ꢕꢗ ꢕꢞꢛ ꢜꢕ ꢘꢖꢝ ꢡꢠ ꢙ ꢜꢦ ꢠ ꢜꢠ ꢙ ꢚꢝ ꢘꢗ ꢐꢠꢧ ꢛꢝ ꢎꢖꢝ ꢜꢙ ꢟꢚ ꢠꢖꢜ ꢝ

ꢝ ꢜ ꢛ ꢖꢤ ꢛ ꢙꢤ ꢨ ꢛ ꢙꢙ ꢛ ꢖ ꢜꢩꢥ ꢏꢙ ꢘ ꢤꢟꢞ ꢜꢕꢘꢖ ꢡꢙ ꢘꢞ ꢠꢝ ꢝꢕ ꢖꢪ ꢤꢘꢠ ꢝ ꢖꢘꢜ ꢖꢠ ꢞꢠ ꢝꢝ ꢛꢙ ꢕꢣ ꢩ ꢕꢖꢞ ꢣꢟꢤ ꢠ

ꢜ ꢠ ꢝ ꢜꢕ ꢖꢪ ꢘꢗ ꢛ ꢣꢣ ꢡꢛ ꢙ ꢛ ꢚ ꢠ ꢜ ꢠ ꢙ ꢝ ꢥ

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

12 3 4 5 6 7...11

中文翻译

下载PDF

SN74AUC2G08DCURE4 替代型号

型号	品牌	替代类型	描述	数据表
SN74AUC2G08DCURG4	TI	类似代替	DUAL 2-INPUT POSITIVE-AND GATE
SN74AUC2G08DCUR	TI	类似代替	DUAL 2 - INPUT POSITIVE - AND GATE

与SN74AUC2G08DCURE4相关器件

型号	品牌	获取价格	描述	数据表
SN74AUC2G08DCURG4	TI	获取价格	DUAL 2-INPUT POSITIVE-AND GATE
SN74AUC2G08YEPR	TI	获取价格	DUAL 2 - INPUT POSITIVE - AND GATE
SN74AUC2G08YEPR	ROCHESTER	获取价格	AUC SERIES, DUAL 2-INPUT AND GATE, PBGA8, DSBGA-8
SN74AUC2G08YZPR	TI	获取价格	DUAL 2 - INPUT POSITIVE - AND GATE
SN74AUC2G08YZPR	ROCHESTER	获取价格	AUC SERIES, DUAL 2-INPUT AND GATE, BGA8, GREEN, DSBGA-8
SN74AUC2G08YZTR	ROCHESTER	获取价格	AUC SERIES, DUAL 2-INPUT AND GATE, BGA8, GREEN, DSBGA-8
SN74AUC2G08YZTR	TI	获取价格	AUC SERIES, DUAL 2-INPUT AND GATE, BGA8, GREEN, DSBGA-8
SN74AUC2G125	TI	获取价格	DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74AUC2G125_09	TI	获取价格	DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74AUC2G125DCTR	TI	获取价格	DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS

与SN74AUC2G08DCURE4相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

39
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

31
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

59
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

55

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74AUC2G08DCURE4

SN74AUC2G08DCURE4 数据手册

SN74AUC2G08DCURE4 替代型号

与SN74AUC2G08DCURE4相关器件

与SN74AUC2G08DCURE4相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74AUC2G08DCURE4

SN74AUC2G08DCURE4 数据手册

SN74AUC2G08DCURE4 替代型号

与SN74AUC2G08DCURE4相关器件

与SN74AUC2G08DCURE4相关文章

您还可以找

您在本页遇到什么问题？