SN65LVDS304ZQER

更新时间： 2024-11-27 03:40:07

品牌	Logo	应用领域
德州仪器 - TI		/
页数	文件大小	规格书
38页	1321K
描述
PROGRAMMABLE 27-BIT PARALLEL-TO-SERIAL RECEIVER

阅读下载

中文翻译

获取价格

数据手册
替代型号

如果您发现信息不准确，欢迎纠错

SN65LVDS304ZQER 数据手册

SN65LVDS304

www.ti.com

SLLS764–SEPTEMBER 2006

PROGRAMMABLE 27-BIT PARALLEL-TO-SERIAL RECEIVER

The serial data and clock are received via

sub-low-voltage differential signalling (SubLVDS)

lines. The SN65LVDS304 supports three operating

power modes (shutdown, standby, and active) to

conserve power.

FEATURES

•

Serial Interface Technology

•

Compatible With FlatLink™3G Such as

SN65LVDS303

•

Supports Video Interfaces up to 24-Bit RGB

Data and 3 Control Bits Received Over 1 or 2

SubLVDS Differential Lines

When receiving, the PLL locks to the incoming clock

CLK and generates an internal high-speed clock at

the line rate of the data lines. The data is serially

loaded into

a shift register using the internal

•

SubLVDS Differential Voltage Levels

Up to 810-Mbps Data Throughput

Three Operating Modes to Conserve Power

– Active mode QVGA: 17 mW

high-speed clock. The deserialized data is presented

on the parallel output bus with a recreation of the

pixel clock, PCLK, generated from the internal

high-speed clock. If no input CLK signal is present,

the output bus is held static with PCLK and DE held

low, while all other parallel outputs are pulled high.

– Typical Shutdown: 0.7 µW

– Typical Standby Mode: 27 µW Typical

Bus-Swap Function for PCB-Layout Flexibility

ESD Rating > 4 kV (HBM)

The parallel (CMOS) output bus offers a bus-swap

feature. The SWAP control pin controls the output

pin order of the output pixel data to be either R[7:0].

G[7:0], B[7:0], VS, HS, DE or B[0:7], G[0:7], R[0:7],

VS, HS, DE. This gives a PCB designer the flexibility

to better match the bus to the LCD driver pinout or to

put the receiver device on the top side or the bottom

side of the PCB. The F/S control input selects

between a slow CMOS bus output rise time for best

EMI and power consumption and a fast CMOS

output for increased speed or higher-load designs.

•

Pixel Clock Range of 4 MHz–30 MHz

Failsafe on all CMOS Inputs

Packaged in 5-mm × 5-mm MicroStar Junior

µBGA^®With 0,5-mm Ball Pitch

•

Very Low EMI Meets SAE J1752/3 'Kh'-Spec

APPLICATIONS

•

Small Low-Emission Interface Between

Graphics Controller and LCD Display

•

Mobile Phones and Smart Phones

Portable Multimedia Players

LCD

Driver

Flatlinkä3G

DESCRIPTION

The

SN65LVDS304

receiver

deserializes

LVDS304

CLK DATA

LVDS303

FlatLink™3G-compliant serial input data to 27

parallel data outputs. The SN65LVDS304 receiver

contains one shift register to load 30 bits from 1 or 2

serial inputs and latches the 24 pixel bits and 3

control bits out to the parallel CMOS outputs after

checking the parity bit. If the parity check confirms

correct parity, the channel parity error (CPE) output

remains low. If a parity error is detected, the CPE

output generates a high pulse while the data output

bus disregards the newly-received pixel. Instead, the

last data word is held on the output bus for another

clock cycle.

Application

Processor

with

RGB

Video

Interface

M0056-01

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas

Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

FlatLink is a trademark of Texas Instruments.

µBGA is a registered trademark of Tessera, Inc.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

12 3 4 5 6 7...38

中文翻译

下载PDF

SN65LVDS304ZQER 替代型号

型号	品牌	替代类型	描述	数据表
SN65LVDS302ZQE	TI	完全替代	PROGRAMMABLE 27-BIT SERIAL-TO-PARALLEL RECEIVER
SN65LVDS302ZQER	TI	功能相似	PROGRAMMABLE 27-BIT SERIAL-TO-PARALLEL RECEIVER

与SN65LVDS304ZQER相关器件

型号	品牌	获取价格	描述	数据表
SN65LVDS305	TI	获取价格	PROGRAMMABLE 27-BIT DISPLAY SERIAL INTERFACE TRANSMITTER
SN65LVDS305ZQE	TI	获取价格	PROGRAMMABLE 27-BIT DISPLAY SERIAL INTERFACE TRANSMITTER
SN65LVDS305ZQER	TI	获取价格	PROGRAMMABLE 27-BIT DISPLAY SERIAL INTERFACE TRANSMITTER
SN65LVDS306	TI	获取价格	PROGRAMMABLE 27-BIT SERIAL-TO-PARALLEL RECEIVER
SN65LVDS306ZQER	TI	获取价格	PROGRAMMABLE 27-BIT SERIAL-TO-PARALLEL RECEIVER
SN65LVDS307	TI	获取价格	PROGRAMMABLE 27-BIT PARALLEL-TO-SERIAL TRANSMITTER
SN65LVDS307ZQCR	TI	获取价格	PROGRAMMABLE 27-BIT PARALLEL-TO-SERIAL TRANSMITTER
SN65LVDS307ZQCT	TI	获取价格	PROGRAMMABLE 27-BIT PARALLEL-TO-SERIAL TRANSMITTER
SN65LVDS308	TI	获取价格	PROGRAMMABLE 27-BIT PARALLEL-TO-SERIAL RECEIVER
SN65LVDS308ZQCR	TI	获取价格	PROGRAMMABLE 27-BIT PARALLEL-TO-SERIAL RECEIVER

与SN65LVDS304ZQER相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

47
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

35
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

64
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

61

产品中心

服务支持

精选活动

关于我们

帮助中心

SN65LVDS304ZQER

SN65LVDS304ZQER 数据手册

SN65LVDS304ZQER 替代型号

与SN65LVDS304ZQER相关器件

与SN65LVDS304ZQER相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SN65LVDS304ZQER

SN65LVDS304ZQER 数据手册

SN65LVDS304ZQER 替代型号

与SN65LVDS304ZQER相关器件

与SN65LVDS304ZQER相关文章

您还可以找

您在本页遇到什么问题？