SI5325A-B-GMR

更新时间： 2024-11-23 12:59:27

品牌	Logo	应用领域
芯科 - SILICON		时钟
页数	文件大小	规格书
50页	336K
描述
暂无描述

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

SI5325A-B-GMR 数据手册

Si5317

PRELIMINARY DATA SHEET

PIN-CONTROLLED 1–710 MHZ JITTER CLEANING CLOCK

Features



Provides jitter attenuation on any

frequency

One clock input / two clock outputs

Input/output frequency range:

1–710 MHz



Selectable output clock signal

format: LVPECL, LVDS, CML or

CMOS

Single supply: 1.8, 2.5, or 3.3 V

VCO freeze during LOS/LOL

Loss of lock and loss of signal alarms

On-chip voltage regulator with high

PSRR



Ultra low jitter: 300 fs

(12 kHz–20 MHz) typical

Simple pin control interface

Selectable loop bandwidth for jitter

attenuation: 60 Hz–8.4 kHz



Small size: 6 x 6 mm, 36-QFN

Wide temperature range: –40 to

+85 ºC

Applications

Ordering Information:

See page 43.



Data converter clocking

Wireless infrastructure

Networking, SONET/SDH



Switches and routers

Medical instrumentation

Test and measurement

Pin Assignments

Description

The Si5317 is a flexible 1:1 jitter cleaning clock for high-performance applications

that require jitter attenuation without clock multiplication. The Si5317 accepts a

single clock input ranging from 1 to 710 MHz and generates two low jitter clock

outputs at the same frequency. The clock frequency range and loop bandwidth are

selectable from a simple look-up table. The Si5317 is based on Silicon

Laboratories' 3rd-generation DSPLL^®technology, which provides jitter attenuation

on any frequency in a highly integrated PLL solution that eliminates the need for

external VCXO and loop filter components. The DSPLL loop bandwidth is user

selectable, providing jitter performance optimization at the application level.

36 35 34 33 32 31 30 29 28

RST

FRQTBL

LOS

27 FRQSEL3

FRQSEL2

25 FRQSEL1

FRQSEL0

BWSEL1

GND

Pad

VDD

22 BWSEL0

GND

DEC

INC

Functional Block Diagram

10 11 12 13 14 15 16 17 18

XTAL/Clock

Clock Out1

Clock In

DSPLL ^®

Signal Format [1:0]

Clock Out2

Status/Control

High

PSRR

Regulator

VDD (1.8, 2.5, 3.3 V)

GND

Frequency Table

Loss of Lock

Frequency Select [3:0]

Bandwidth Select [1:0]

Phase Skew INC/DEC

Loss of Signal

XTAL/Clock Rate [1:0]

Preliminary Rev. 0.15 4/10

Si5317

This information applies to a product under development. Its characteristics and specifications are subject to change without notice.

12 3 4 5 6 7...50

中文翻译

下载PDF

与SI5325A-B-GMR相关器件

型号	品牌	获取价格	描述	数据表
SI5325A-C-GM	SILICON	获取价格	暂无描述
SI5325A-C-GMR	SILICON	获取价格	Clock Driver
SI5325B-B-GM	SILICON	获取价格	UP-PROGRAMMABLE PRECISION CLOCK MULTIPLIER
SI5325B-B-GMR	SILICON	获取价格	Support Circuit, 1-Func, 6 X 6 MM, ROHS COMPLIANT, QFN-36
SI5325C-B-GM	SILICON	获取价格	UP-PROGRAMMABLE PRECISION CLOCK MULTIPLIER
SI5325C-C-GM	SILICON	获取价格	ANY-FREQUENCY PRECISION CLOCKS
SI5326	SILICON	获取价格	ANY-RATE PRECISION CLOCK MULTIPLIER/JITTER ATTENUATOR
SI5326A-B-GM	SILICON	获取价格	ANY-RATE PRECISION CLOCK MULTIPLIER/JITTER ATTENUATOR
SI5326A-B-GMR	SILICON	获取价格	Processor Specific Clock Generator, 6 X 6 MM, ROHS COMPLIANT, MO-220VJJD, QFN-36
Si5326A-C-GM	SILICON	获取价格	ANY FREQUENCY PRECISION CLOCK MULTIPLIER/JITTER ATTENUATOR

与SI5325A-B-GMR相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

35
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

26
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

54
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

52

产品中心

服务支持

精选活动

关于我们

帮助中心

SI5325A-B-GMR

SI5325A-B-GMR 数据手册

与SI5325A-B-GMR相关器件

与SI5325A-B-GMR相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SI5325A-B-GMR

SI5325A-B-GMR 数据手册

与SI5325A-B-GMR相关器件

与SI5325A-B-GMR相关文章

您还可以找

您在本页遇到什么问题？