Datasheet > SI533

SI533

更新时间： 2024-11-23 04:04:43

品牌	Logo	应用领域
芯科 - SILICON		振荡器晶体振荡器石英晶振
页数	文件大小	规格书
12页	226K
描述
DUAL FREQUENCY CRYSTAL OSCILLATOR (XO) (10 MHZ TO 1.4 GHZ)

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

SI533 数据手册

Si533

REVISION D

DUAL FREQUENCY CRYSTAL OSCILLATOR (XO)

(10 MHZ TO 1.4 GHZ)

Features

ꢀ

Available with any-rate output

ꢀ

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Si5602

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

2 selectable output frequencies

ꢀ

3rd generation DSPLL with superior

ꢀ

jitter performance

ꢀ

3x better frequency stability than

SAW-based oscillators

Pin 1 output enable (OE)

ꢀ

Pb-free/RoHS-compliant

Applications

Ordering Information:

See page 7.

ꢀ

SONET/SDH

Networking

SD/HD video

ꢀ

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

Description

The Si533 dual frequency XO utilizes Silicon Laboratories’ advanced

DSPLL circuitry to provide a low jitter clock at high frequencies. The Si533

(Top View)

is available with any-rate output frequency from 10 to 945 MHz and select

frequencies to 1400 MHz. Unlike a traditional XO, where a different crystal is

required for each output frequency, the Si533 uses one fixed crystal to

provide a wide range of output frequencies. This IC based approach allows

the crystal resonator to provide exceptional frequency stability and reliability.

In addition, DSPLL clock synthesis provides superior supply noise rejection,

simplifying the task of generating low jitter clocks in noisy environments

typically found in communication systems. The Si533 IC based XO is factory

configurable for a wide variety of user specifications including frequency,

supply voltage, output format, and temperature stability. Specific

configurations are factory programmed at time of shipment, thereby

eliminating long lead times associated with custom oscillators.

V_DD

CLK–

CLK+

GND

LVDS/LVPECL/CML

Functional Block Diagram

V_DD

CLK– CLK+

Any-rate

10–1400 MHz

DSPLL®

Clock

Synthesis

GND

CLK+

Fixed

Frequency

CMOS

GND

Rev. 1.1 6/07

Si533

12 3 4 5 6 7...12

中文翻译

下载PDF

与SI533相关器件

型号	品牌	获取价格	描述	数据表
SI5330	SILICON	获取价格	Supports single-ended or differential input clock singnals Generates four differential (LV
SI53301-B-GM	SILICON	获取价格	Interface Circuit, CMOS, 5 X 5 MM, ROHS COMPLIANT, MO-220, QFN-32
SI53302-B-GM	SILICON	获取价格	Interface Circuit, CMOS, 7 X 7 MM, ROHS COMPLIANT, MO-220, QFN-44
SI53304-B-GM	SILICON	获取价格	Interface Circuit, 5 X 5 MM, ROHS COMPLIANT, MO-220, QFN-32
SI53305-B-GM	SILICON	获取价格	Interface Circuit, QFN-44
SI53305-B-GMR	SILICON	获取价格	Clock Driver
SI53307-B-GM	SILICON	获取价格	Low Skew Clock Driver, 53307 Series, 4 True Output(s), 0 Inverted Output(s), CMOS, 3 X 3 M
SI53307-B-GMR	SILICON	获取价格	IC CLK BUFFER 2:4 725MHZ 16QFN
SI53308-B-GM	SILICON	获取价格	Low Skew Clock Driver, 53308 Series, 6 True Output(s), 0 Inverted Output(s), CMOS, 5 X 5 M
SI5330A-A00200-GM	SILICON	获取价格	Supports single-ended or differential input clock singnals Generates four differential (LV

与SI533相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

35
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

27
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

55
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

52

产品中心

服务支持

精选活动

关于我们

帮助中心

SI533

SI533 数据手册

与SI533相关器件

与SI533相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SI533

SI533 数据手册

与SI533相关器件

与SI533相关文章

您还可以找

您在本页遇到什么问题？