Datasheet > 驱动程序和接口 > 其他接口集成电路> PCA9510A

PCA9510A

更新时间： 2024-11-14 21:53:39

品牌	Logo	应用领域
恩智浦 - NXP		/
页数	文件大小	规格书
23页	137K
描述
Hot swappable I2C-bus and SMBus bus buffer

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

PCA9510A 数据手册

PCA9510A

Hot swappable I²C-bus and SMBus bus buffer

Rev. 01 — 8 September 2005

Product data sheet

1. General description

The PCA9510A is a hot swappable I²C-bus and SMBus buffer that allows I/O card

insertion into a live backplane without corrupting the data and clock buses. Control

circuitry prevents the backplane from being connected to the card until a stop command or

bus idle occurs on the backplane without bus contention on the card. When the

connection is made, the PCA9510A provides bidirectional buffering, keeping the

backplane and card capacitances isolated.

The PCA9510A has no rise time accelerator circuitry to prevent interference when there

are multiple devices in the same system. The PCA9510A incorporates a digital ENABLE

input pin, which enables the device when asserted HIGH and forces the device into a Low

current mode when asserted LOW, and an open-drain READY output pin, which indicates

that the backplane and card sides are connected together (HIGH) or not (LOW).

During insertion, the PCA9510A SDAIN and SCLIN pins (inputs only) are precharged to

1 V to minimize the current required to charge the parasitic capacitance of the chip.

Remark: The dynamic offset design of the PCA9510A/11A/12A/13A/14A I/O drivers allow

them to be connected to another PCA9510A/11A/12A/13A/14A device in series or in

parallel and to the A side of the PCA9517. The PCA9510A/11A/12A/13A/14A cannot

connect to the static offset I/Os used on the PCA9515/15A/16/16A/18 or PCA9517 B side

or P82B96 Sx/y side.

2. Features

■ Bidirectional buffer for SDA and SCL lines increases fanout and prevents SDA and

SCL corruption during live board insertion and removal from multi-point backplane

systems

■ Compatible with I²C-bus Standard mode, I²C-bus Fast mode, and SMBus standards

■ Active HIGH ENABLE input

■ Active HIGH READY open-drain output

■ High-impedance SDAn and SCLn pins for V_CC= 0 V

■ 1 V precharge on SDAIN and SCLIN inputs

■ Supports clock stretching and multiple master arbitration and synchronization

■ Operating power supply voltage range: 2.7 V to 5.5 V

■ I/Os are not 5.5 V tolerant

■ 0 Hz to 400 kHz clock frequency

■ ESD protection exceeds 2000 V HBM per JESD22-A114, 200 V MM per

JESD22-A115, and 1000 V CDM per JESD22-C101

■ Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA

■ Packages offered: SO8, TSSOP8 (MSOP8)

12 3 4 5 6 7...23

中文翻译

下载PDF

与PCA9510A相关器件

型号	品牌	获取价格	描述	数据表
PCA9510AD	NXP	获取价格	Hot swappable I2C-bus and SMBus bus buffer
PCA9510ADP	NXP	获取价格	Hot swappable I2C-bus and SMBus bus buffer
PCA9510ADP-T	NXP	获取价格	Hot swappable I2C-bus and SMBus bus buffer - I2C-bus: 400 kHz; Inputs: 1 ; Operating tempe
PCA9510AD-T	NXP	获取价格	Hot swappable I2C-bus and SMBus bus buffer - I2C-bus: 400 kHz; Inputs: 1 ; Operating tempe
PCA9510D	NXP	获取价格	Hot swappable I2C and SMBus bus buffer
PCA9510D,112	NXP	获取价格	PCA9510D
PCA9510D,118	NXP	获取价格	PCA9510D
PCA9510DP	NXP	获取价格	Hot swappable I2C and SMBus bus buffer
PCA9510DP,118	NXP	获取价格	PCA9510DP
PCA9511	NXP	获取价格	Hot swappable I2C and SMBus bus buffer

与PCA9510A相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

6
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

3
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

29
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

12

产品中心

服务支持

精选活动

关于我们

帮助中心

PCA9510A

PCA9510A 数据手册

与PCA9510A相关器件

与PCA9510A相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

PCA9510A

PCA9510A 数据手册

与PCA9510A相关器件

与PCA9510A相关文章

您还可以找

您在本页遇到什么问题？