Datasheet > 驱动程序和接口 > 其他接口集成电路> PCA9510A

PCA9510A

更新时间： 2024-01-16 18:35:26

品牌	Logo	应用领域
恩智浦 - NXP		/
页数	文件大小	规格书
23页	137K
描述
Hot swappable I2C-bus and SMBus bus buffer

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

PCA9510A 技术参数

是否Rohs认证：	符合	生命周期：	Obsolete
零件包装代码：	SOIC	包装说明：	3 MM,PLASTIC,SOT-505-1,TSSOP-8
针数：	8	Reach Compliance Code：	unknown
风险等级：	5.61	接口集成电路类型：	INTERFACE CIRCUIT
JESD-30 代码：	S-PDSO-G8	长度：	3 mm
湿度敏感等级：	1	功能数量：	1
端子数量：	8	最高工作温度：	85 °C
最低工作温度：	-40 °C	封装主体材料：	PLASTIC/EPOXY
封装代码：	TSSOP	封装等效代码：	TSSOP8,.19
封装形状：	SQUARE	封装形式：	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度（摄氏度）：	260	电源：	3/5 V
认证状态：	Not Qualified	座面最大高度：	1.1 mm
子类别：	Other Interface ICs	最大压摆率：	6 mA
最大供电电压：	5.5 V	最小供电电压：	2.7 V
标称供电电压：	3.3 V	表面贴装：	YES
温度等级：	INDUSTRIAL	端子形式：	GULL WING
端子节距：	0.65 mm	端子位置：	DUAL
处于峰值回流温度下的最长时间：	40	宽度：	3 mm
Base Number Matches：	1

PCA9510A 数据手册

PCA9510A

Philips Semiconductors

Hot swappable I²C-bus and SMBus bus buffer

on the accelerator turns the pull-down off. If the V_ILis above 0.6 V and a rising edge is

detected, the pull-down will turn off and will not turn back on until a falling edge is

detected.

buffer A

buffer B

buffer C

MASTER

SLAVE B

common

node

SLAVE C

002aab581

Fig 4. System with 3 buffers connected to common node

Consider a system with three buffers connected to a common node and communication

between the Master and Slave B that are connected at either end of buffer A and buffer B

in series as shown in Figure 4. Consider if the V_OLat the input of buffer A is 0.3 V and the

V_OLof Slave B (when acknowledging) is 0.4 V with the direction changing from Master to

Slave B and then from Slave B to Master. Before the direction change you would observe

V_ILat the input of buffer A of 0.3 V and its output, the common node, is 0.4 V. The output

of buffer B and buffer C would be 0.5 V, but Slave B is driving 0.4 V, so the voltage at

Slave B is 0.4 V. The output of buffer C is 0.5 V. When the Master pull-down turns off, the

input of buffer A rises and so does its output, the common node, because it is the only part

driving the node. The common node will rise to 0.5 V before buffer B's output turns on, if

the pull-up is strong the node may bounce. If the bounce goes above the threshold for the

rising edge accelerator 0.6 V the accelerators on both buffer A and buffer C will ﬁre

contending with the output of buffer B. The node on the input of buffer A will go HIGH as

will the input node of buffer C. After the common node voltage is stable for a while the

rising edge accelerators will turn off and the common node will return to 0.5 V because

the buffer B is still on. The voltage at both the Master and Slave C nodes would then fall to

0.6 V until Slave B turned off. This would not cause a failure on the data line as long as

the return to 0.5 V on the common node ( 0.6 V at the Master and Slave C) occurred

before the data setup time. If this were the SCL line, the parts on buffer A and buffer C

would see a false clock rather than a stretched clock, which would cause a system error.

8.4 Propagation delays

The delay for a rising edge is determined by the combined pull-up current from the bus

resistors and the rise time accelerator current source and the effective capacitance on the

lines. If the pull-up currents are the same, any difference in rise time is directly

proportional to the difference in capacitance between the two sides. The t_PLHmay be

negative if the output capacitance is less than the input capacitance and would be positive

if the output capacitance is larger than the input capacitance, when the currents are the

same.

The t_PHLcan never be negative because the output does not start to fall until the input is

below 0.7V_CC, and the output turn on has a non-zero delay, and the output has a limited

maximum slew rate, and even if the input slew rate is slow enough that the output catches

up it will still lag the falling voltage of the input by the offset voltage. The maximum t_PHL

occurs when the input is driven LOW with zero delay and the output is still limited by its

PCA9510A_1

Product data sheet

Rev. 01 — 8 September 2005

6 of 23

1...3 4 567 8 9...23

下载PDF

与PCA9510A相关器件

型号	品牌	描述	获取价格	数据表
PCA9510AD	NXP	Hot swappable I2C-bus and SMBus bus buffer	获取价格
PCA9510ADP	NXP	Hot swappable I2C-bus and SMBus bus buffer	获取价格
PCA9510ADP-T	NXP	Hot swappable I2C-bus and SMBus bus buffer - I2C-bus: 400 kHz; Inputs: 1 ; Operating tempe	获取价格
PCA9510AD-T	NXP	Hot swappable I2C-bus and SMBus bus buffer - I2C-bus: 400 kHz; Inputs: 1 ; Operating tempe	获取价格
PCA9510D	NXP	Hot swappable I2C and SMBus bus buffer	获取价格
PCA9510D,112	NXP	PCA9510D	获取价格

与PCA9510A相关文章

STM32H743技术深度剖析与应用案例探索
2024-05-30

15
LM321中文资料解析：引脚功能介绍、技术特点、技术特性分析
2024-05-30

15
74HC14芯片资料介绍：性能特性分析、引脚介绍
2024-05-30

13
LM1875芯片手册：功放参数分析、引脚说明、电路设计要点
2024-05-30

10

产品中心

服务支持

精选活动

关于我们

帮助中心

PCA9510A

PCA9510A 技术参数

PCA9510A 数据手册

与PCA9510A相关器件

与PCA9510A相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

PCA9510A

PCA9510A 技术参数

PCA9510A 数据手册

与PCA9510A相关器件

与PCA9510A相关文章

您还可以找

您在本页遇到什么问题？