5秒后页面跳转
捷配首页

Datasheet > 暂无类别数据> OMAP3503ECUSA
OMAP3503ECUSA PDF预览

OMAP3503ECUSA

更新时间： 2024-02-12 19:43:56
品牌 Logo 应用领域
德州仪器 - TI /
页数 文件大小 规格书
227页 2954K
描述
暂无描述

阅读下载

中文翻译

获取价格

OMAP3503ECUSA 数据手册

 浏览型号OMAP3503ECUSA的Datasheet PDF文件第1页浏览型号OMAP3503ECUSA的Datasheet PDF文件第2页浏览型号OMAP3503ECUSA的Datasheet PDF文件第3页浏览型号OMAP3503ECUSA的Datasheet PDF文件第5页浏览型号OMAP3503ECUSA的Datasheet PDF文件第6页浏览型号OMAP3503ECUSA的Datasheet PDF文件第7页 
OMAP3515/03 Applications Processor  
www.ti.com  
SPRS505–FEBRUARY 2008  
Table 1-1. Differences Between CBB and CUS Packages  
Feature  
Pin Assignments  
CBB Package  
CUS Package  
Pin assignments are different from the CUS  
package. For CUS package pin assignments, see  
Table 2-2, Ball Characteristics (CUS Package).  
For CBB package pin assignments, see Table 2-1,  
Ball Characteristics (CBB Package).  
Package-On-Package (POP)  
Interface  
POP interface supported.  
Eight chip select pins available.  
Four wait pins available.  
POP interface not available.  
Chip select pins gpmc_ncs1 and gpmc_ncs2 are  
not available.  
GPMC  
Wait pins gpmc_wait1 and gpmc_wait2 are not  
available.  
The following signals are available on two pins  
(double muxed): uart2_cts (AF6/AB26), uart2_rts  
(AE6/AB25), uart2_tx (AF5/AA25), and uart2_rx  
(AE5/AD25).  
The following signals are available on one pin  
only: uart2_cts (V6), uart2_rts (V5), uart2_tx  
(W4), and uart2_rx (V4).  
UART2  
The following signals are available on three pins  
(triple muxed): mcbsp3_dx (AF6/AB26/V21),  
mcbsp3_dr (AE6/AB25/U21), mcbsp3_clkx  
The following signals are available on two pins  
only (double muxed): mcbsp3_dx (V6/W18),  
mcbsp3_dr (V5/Y18), mcbsp3_clkx (W4/V18),  
McBSP3  
GP Timer  
McBSP4  
(AF5/AA25/W21), and mcbsp3_fsx (AE5/AD25/K26). and mcbsp3_fsx (V4/AA19).  
The following signals are available on three pins  
(triple muxed): gpt8_pwm_evt (N8/AD25/V3),  
gpt9_pwm_evt (T8/AB26/Y2), gpt10_pwm_evt  
(R8/AB25/Y3), and gpt11_pwm_evt (P8/AA25/Y4).  
The following signals are available on two pins  
only (double muxed): gpt8_pwm_evt (G4/M4),  
gpt9_pwm_evt (F4/N4), gpt10_pwm_evt (G5/N3),  
and gpt11_pwm_evt (F3/M5).  
The following signals are available on two pins  
(double muxed): mcbsp4_clkx (T8/AE1), mcbsp4_dr  
(R8/AD1), mcbsp4_dx (P8/AD2), and mcbsp4_fsx  
(N8/AC1).  
The following signals are available on one pin  
only: mcbsp4_clkx (F4), mcbsp4_dr (G5),  
mcbsp4_dx (F3), and mcbsp4_fsx (G4).  
HSUSB3_TLL  
MM_FSUSB3  
Supported.  
Supported.  
Not Supported.  
Not Supported.  
Chip select pins mcspi1_cs1 and mcspi1_cs2 are  
not available.  
McSPI1  
Four chip select pins are available.  
The following signals are available on two pins  
(double muxed): mmc3_cmd (AC3/AE10) and  
mmc3_clk (AB1/AF10).  
The following signals are available on one pin  
only: mmc3_cmd (AD3) and mmc3_clk (AC1).  
MMC3  
A maximum of 170 GPIO pins are supported.  
The following GPIO pins are not available:  
gpio_112, gpio_113, gpio_114, gpio_115,  
gpio_52, gpio_53, gpio_63, gpio_64, gpio_144,  
gpio_145, gpio_146, gpio_147, gpio_152,  
gpio_153, gpio_154, gpio_155, gpio_175, and  
gpio_176.  
GPIO  
PLL  
A maximum of 188 GPIO pins are supported.  
The adpllv2d_dithering_en2 pin is supported.  
Pin muxing restricts the total number of GPIO  
pins available at one time. For more details, see  
Table 2-4, Multiplexing Characteristics (CUS  
Pkg.).  
The adpllv2d_dithering_en2 pin is not supported.  
This OMAP3515/03 Applications Processor data manual presents the electrical and mechanical  
specifications for the OMAP3515/03 Applications Processor. It consists of the following sections:  
•
A description of the OMAP3515/03 terminals: assignment, electrical characteristics, multiplexing, and  
functional description (Section 2)  
•
A presentation of the electrical characteristics requirements: power domains, operating conditions,  
power consumption, and dc characteristics (Section 3)  
•
•
•
•
The clock specifications: input and output clocks, DPLL and DLL (Section 4)  
The video DAC specification (Section 5)  
The timing requirements and switching characteristics (ac timings) of the interfaces (Section 6)  
A description of thermal characteristics, device nomenclature, and mechanical data about the available  
packaging (Section 7)  
4
OMAP3515/03 Applications Processor  
Submit Documentation Feedback  
1234567...227

中文翻译

下载PDF

OMAP3503ECUSA 替代型号

型号 品牌 替代类型 描述 数据表
OMAP3503DCUSA TI

完全替代

 Applications Processor 423-FCBGA -40 to 105
OMAP3515ECUSA TI

完全替代

 暂无描述
OMAP3503ECUS TI

类似代替

 Sitara 处理器：Arm Cortex-A8、LPDDR | CUS | 423 |

与OMAP3503ECUSA相关器件

型号 品牌 获取价格 描述 数据表
OMAP3515 TI

获取价格

 		Applications Processor
OMAP3515_08 TI

获取价格

 		Applications Processor
OMAP3515BCUS TI

获取价格

 		IC,GRAPHICS PROCESSOR,CMOS,BGA,423PIN,PLASTIC
OMAP3515DCBC TI

获取价格

 		OMAP3515/03 Applications Processor
OMAP3515DCBCA TI

获取价格

 		Applications Processor 515-POP-FCBGA -40 to 105
OMAP3515DCUS TI

获取价格

 		Applications Processor 423-FCBGA 0 to 90
OMAP3515DCUSA TI

获取价格

 		Applications Processor 423-FCBGA -40 to 105
OMAP3515DCUSR TI

获取价格

 		IC,GRAPHICS PROCESSOR,CMOS,BGA,423PIN,PLASTIC
OMAP3515ECBB TI

获取价格

 		Sitara 处理器：Arm Cortex-A8、3D 图形、LPDDR | CBB |
OMAP3515ECBBA TI

获取价格

 		Sitara Processor: Arm Cortex-A8, 3D Graphics, LPDDR 515-POP-FCBGA -40 to 105

与OMAP3503ECUSA相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证