5秒后页面跳转
捷配首页

Datasheet > 暂无类别数据> NLV14018BDG
NLV14018BDG PDF预览

NLV14018BDG

更新时间： 2024-11-07 11:01:43
品牌 Logo 应用领域
安森美 - ONSEMI 光电二极管逻辑集成电路触发器计数器
页数 文件大小 规格书
8页 94K
描述
预设 N 分频计数器

阅读下载

中文翻译

获取价格

NLV14018BDG 技术参数

是否无铅： 不含铅生命周期：Active
零件包装代码：SOIC包装说明：ROHS COMPLIANT, PLASTIC, SOIC-16
针数：16Reach Compliance Code：compliant
HTS代码：8542.39.00.01Factory Lead Time：51 weeks
风险等级：5.7计数方向：UP
系列：4000/14000/40000JESD-30 代码：R-PDSO-G16
JESD-609代码：e3长度：9.9 mm
负载电容（CL）：50 pF负载/预设输入：YES
逻辑集成电路类型：RING COUNTER最大频率@ Nom-Sup：1250000 Hz
工作模式：SYNCHRONOUS湿度敏感等级：1
位数：5功能数量：1
端子数量：16最高工作温度：125 °C
最低工作温度：-55 °C封装主体材料：PLASTIC/EPOXY
封装代码：SOP封装等效代码：SOP16,.25
封装形状：RECTANGULAR封装形式：SMALL OUTLINE
包装方法：TUBE峰值回流温度（摄氏度）：NOT SPECIFIED
电源：5/15 V传播延迟（tpd）：620 ns
认证状态：Not Qualified筛选级别：AEC-Q100
座面最大高度：1.75 mm子类别：Counters
表面贴装：YES技术：CMOS
温度等级：MILITARY端子面层：Tin (Sn)
端子形式：GULL WING端子节距：1.27 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
触发器类型：POSITIVE EDGE宽度：3.9 mm
Base Number Matches：1

NLV14018BDG 数据手册

 浏览型号NLV14018BDG的Datasheet PDF文件第2页浏览型号NLV14018BDG的Datasheet PDF文件第3页浏览型号NLV14018BDG的Datasheet PDF文件第4页浏览型号NLV14018BDG的Datasheet PDF文件第5页浏览型号NLV14018BDG的Datasheet PDF文件第6页浏览型号NLV14018BDG的Datasheet PDF文件第7页 
MC14018B  
Presettable Divide−By−N  
Counter  
The MC14018B contains five Johnson counter stages which are  
asynchronously presettable and resettable. The counters are  
synchronous, and increment on the positive going edge of the clock.  
Presetting is accomplished by a logic 1 on the preset enable input.  
Data on the Jam inputs will then be transferred to their respective Q  
outputs (inverted). A logic 1 on the reset input will cause all Q outputs  
to go to a logic 1 state.  
http://onsemi.com  
MARKING  
DIAGRAMS  
Division by any number from 2 to 10 can be accomplished by  
connecting appropriate Q outputs to the data input, as shown in the  
Function Selection table. Anti−lock gating is included in the  
MC14018B to assure proper counting sequence.  
16  
1
PDIP−16  
P SUFFIX  
CASE 648  
MC14018BCP  
AWLYYWWG  
Features  
• Fully Static Operation  
16  
• Schmitt Trigger on Clock Input  
SOIC−16  
D SUFFIX  
CASE 751B  
14018BG  
AWLYWW  
• Capable of Driving Two Low−Power TTL Loads or One Low−Power  
Schottky TTL Load Over the Rated Temperature Range  
• Pin−for−Pin Replacement for CD4018B  
1
• Pb−Free Packages are Available*  
A
= Assembly Location  
= Wafer Lot  
MAXIMUM RATINGS (Voltages Referenced to V  
)
SS  
WL, L  
YY, Y  
= Year  
Symbol  
Parameter  
Value  
−0.5 to +18.0  
Unit  
V
WW, W = Work Week  
V
DC Supply Voltage Range  
DD  
G
= Pb−Free Indicator  
V , V  
in out  
Input or Output Voltage Range  
(DC or Transient)  
−0.5 to V + 0.5  
V
DD  
I , I  
Input or Output Current  
(DC or Transient) per Pin  
10  
mA  
in out  
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 2 of this data sheet.  
P
Power Dissipation, per Package  
(Note 1)  
500  
mW  
D
T
Ambient Temperature Range  
Storage Temperature Range  
−55 to +125  
−65 to +150  
260  
°C  
°C  
°C  
A
T
stg  
T
Lead Temperature  
(8−Second Soldering)  
L
Maximum ratings are those values beyond which device damage can occur.  
Maximum ratings applied to the device are individual stress limit values (not  
normal operating conditions) and are not valid simultaneously. If these limits are  
exceeded, device functional operation is not implied, damage may occur and  
reliability may be affected.  
1. Temperature Derating:  
Plastic “P and D/DW” Packages: – 7.0 mW/_C From 65_C To 125_C  
This device contains protection circuitry to guard against damage due to high  
static voltages or electric fields. However, precautions must be taken to avoid  
applications of any voltage higher than maximum rated voltages to this  
high−impedance circuit. For proper operation, V and V should be constrained  
in  
out  
to the range V v (V or V ) v V  
.
DD  
SS  
in  
out  
Unused inputs must always be tied to an appropriate logic voltage level (e.g.,  
either V or V ). Unused outputs must be left open.  
SS  
DD  
*For additional information on our Pb−Free strategy and soldering details, please  
download the ON Semiconductor Soldering and Mounting Techniques  
Reference Manual, SOLDERRM/D.  
©
Semiconductor Components Industries, LLC, 2005  
1
Publication Order Number:  
August, 2005 − Rev. 6  
MC14018B/D  
 
12345678

中文翻译

下载PDF

与NLV14018BDG相关器件

型号 品牌 获取价格 描述 数据表
NLV14020BDR2G ONSEMI

获取价格

 		14 位二进制计数器
NLV14021BDR2G ONSEMI

获取价格

 		8-Bit Static Shift Register
NLV14022BDR2G ONSEMI

获取价格

 		八进制计数器
NLV14023BDR2G ONSEMI

获取价格

 		B-Suffix Series CMOS Gates
NLV14024BDG ONSEMI

获取价格

 		7-Stage Ripple Counter
NLV14024BDR2G ONSEMI

获取价格

 		7-Stage Ripple Counter
NLV14025BCPG ONSEMI

获取价格

 		IC 4000/14000/40000 SERIES, TRIPLE 3-INPUT NOR GATE, PDIP14, ROHS COMPLIANT, PLASTIC, DIP-
NLV14025BDG ONSEMI

获取价格

 		B-Suffix Series CMOS Gates
NLV14025BDR2G ONSEMI

获取价格

 		B-Suffix Series CMOS Gates
NLV14027BDG ONSEMI

获取价格

 		Dual J-K Flip-Flop

与NLV14018BDG相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证