5秒后页面跳转
NB6L11 PDF预览

NB6L11

更新时间: 2024-11-29 21:55:43
品牌 Logo 应用领域
安森美 - ONSEMI 输入元件时钟
页数 文件大小 规格书
12页 115K
描述
2.5V / 3.3V MULTILEVEL INPUT TO DIFFERENTIAL LVPECL/LVNECL 1:2 CLOCK OR DATA FANOUT BUFFER / TRANSLATOR

NB6L11 数据手册

 浏览型号NB6L11的Datasheet PDF文件第2页浏览型号NB6L11的Datasheet PDF文件第3页浏览型号NB6L11的Datasheet PDF文件第4页浏览型号NB6L11的Datasheet PDF文件第5页浏览型号NB6L11的Datasheet PDF文件第6页浏览型号NB6L11的Datasheet PDF文件第7页 
ꢅꢆ ꢇ ꢈꢉ ꢊ ꢆ ꢊꢈ ꢋ ꢌꢍ ꢎꢏ ꢍꢐ ꢑ ꢐꢍ ꢒꢓꢔꢌ ꢎ ꢎꢕ  
ꢖ ꢏꢗꢗ ꢐꢘꢐꢓ ꢎꢏ ꢙꢍ ꢃꢈꢚ ꢛꢜ ꢃ ꢉ ꢃꢈꢀ ꢛꢜ ꢃ  
ꢝ ꢅꢞꢜ ꢍꢕ ꢟꢠ ꢕꢘ ꢖꢙꢎ ꢙ  
ꢙ ꢓꢕ ꢌꢎ ꢁ ꢌꢗꢗ ꢐꢘ ꢉꢢꢘ ꢙꢓꢣ ꢍ ꢙꢎ ꢕꢘ  
http://onsemi.com  
The NB6L11 is an enhanced differential 1:2 clock or data fanout  
buffer/translator. The device has the same pinout and is functionally  
equivalent to the LVEL11, EP11, LVEP11 devices. Moreover, the  
device is optimized for the systems that require LOW skew, LOW  
jitter and LOW power consumption.  
MARKING DIAGRAMS*  
8
Differential input can be configured to accept single−ended signal  
by applying an external reference voltage to unused complimentary  
input pin. Input accept LVNECL, LVPECL, LVTTL, LVCMOS,  
CML, or LVDS. The outputs are 800 mV ECL signals.  
8
6L11  
ALYW  
1
SO−8  
D SUFFIX  
CASE 751  
1
Maximum Input Clock Frequency w 6 GHz Typical  
Maximum Input Data Rate w 6 Gb/s Typical  
Low 14 mA Typical Power Supply Current  
150 ps Typical Propagation Delay  
8
1
8
6L11  
ALYW  
1
TSSOP−8  
DT SUFFIX  
CASE 948R  
5 ps Typical Within Device Skew  
75 ps Typical Rise/Fall Times  
PECL Mode Operating Range: V  
= 2.375 V to 3.465 V  
CC  
A = Assembly Location  
L = Wafer Lot  
with V = 0 V  
EE  
Y = Year  
W = Work Week  
NECL Mode Operating Range: V = 0 V  
CC  
with V = −2.375 V to −3.465 V  
EE  
Open Input Default State  
Q Outputs Will Default LOW with Inputs Open or at V  
*For additional marking information, refer to  
Application Note AND8002/D.  
EE  
LVDS, LVPECL, LVNECL, LCMOS, LVTTL and CML Input  
Compatible  
ORDERING INFORMATION  
Device  
NB6L11D  
Package  
Shipping  
SO−8  
98 Units/Rail  
NB6L11DR2  
SO−8  
2500/  
Tape & Reel  
NB6L11DT**  
TSSOP−8 100 Units/Rail  
NB6L11DTR2**  
TSSOP−8  
2500/  
Tape & Reel  
†For information on tape and reel specifications,  
including part orientation and tape sizes, please  
refer to our Tape and Reel Packaging Specifications  
Brochure, BRD8011/D.  
**Future Product − Contact factory for availability.  
Semiconductor Components Industries, LLC, 2004  
1
Publication Order Number:  
April, 2004 − Rev. 2  
NB6L11/D  

与NB6L11相关器件

型号 品牌 获取价格 描述 数据表
NB6L11_06 ONSEMI

获取价格

2.5 V/3.3 V Multilevel Input to Differential LVPECL/LVNECL 1:2 Clock or Data Fanout Buffer
NB6L11D ONSEMI

获取价格

2.5V / 3.3V MULTILEVEL INPUT TO DIFFERENTIAL LVPECL/LVNECL 1:2 CLOCK OR DATA FANOUT BUFFER
NB6L11DG ONSEMI

获取价格

2.5 V/3.3 V Multilevel Input to Differential LVPECL/LVNECL 1:2 Clock or Data Fanout Buffer
NB6L11DR2 ONSEMI

获取价格

2.5V / 3.3V MULTILEVEL INPUT TO DIFFERENTIAL LVPECL/LVNECL 1:2 CLOCK OR DATA FANOUT BUFFER
NB6L11DR2G ONSEMI

获取价格

2.5 V/3.3 V Multilevel Input to Differential LVPECL/LVNECL 1:2 Clock or Data Fanout Buffer
NB6L11DT ONSEMI

获取价格

2.5V / 3.3V MULTILEVEL INPUT TO DIFFERENTIAL LVPECL/LVNECL 1:2 CLOCK OR DATA FANOUT BUFFER
NB6L11DTG ONSEMI

获取价格

2.5 V/3.3 V Multilevel Input to Differential LVPECL/LVNECL 1:2 Clock or Data Fanout Buffer
NB6L11DTR2 ONSEMI

获取价格

2.5V / 3.3V MULTILEVEL INPUT TO DIFFERENTIAL LVPECL/LVNECL 1:2 CLOCK OR DATA FANOUT BUFFER
NB6L11DTR2G ONSEMI

获取价格

2.5 V/3.3 V Multilevel Input to Differential LVPECL/LVNECL 1:2 Clock or Data Fanout Buffer
NB6L11M ONSEMI

获取价格

2.5V / 3.3V 1:2 Differential CML Fanout Buffer