5秒后页面跳转
MCM69R736CZP5 PDF预览

MCM69R736CZP5

更新时间: 2024-11-11 20:14:07
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 信息通信管理静态存储器内存集成电路
页数 文件大小 规格书
20页 309K
描述
128KX36 LATE-WRITE SRAM, PBGA119, 14 X 22 MM, 1.27 MM PITCH, PLASTIC, BGA-119

MCM69R736CZP5 技术参数

生命周期:Obsolete零件包装代码:BGA
包装说明:BGA,针数:119
Reach Compliance Code:unknownECCN代码:3A991.B.2.A
HTS代码:8542.32.00.41风险等级:5.54
Is Samacsys:NJESD-30 代码:R-PBGA-B119
长度:22 mm内存密度:4718592 bit
内存集成电路类型:LATE-WRITE SRAM内存宽度:36
功能数量:1端子数量:119
字数:131072 words字数代码:128000
工作模式:SYNCHRONOUS最高工作温度:70 °C
最低工作温度:组织:128KX36
封装主体材料:PLASTIC/EPOXY封装代码:BGA
封装形状:RECTANGULAR封装形式:GRID ARRAY
并行/串行:PARALLEL认证状态:Not Qualified
座面最大高度:2.4 mm最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):3.15 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:BICMOS
温度等级:COMMERCIAL端子形式:BALL
端子节距:1.27 mm端子位置:BOTTOM
宽度:14 mmBase Number Matches:1

MCM69R736CZP5 数据手册

 浏览型号MCM69R736CZP5的Datasheet PDF文件第2页浏览型号MCM69R736CZP5的Datasheet PDF文件第3页浏览型号MCM69R736CZP5的Datasheet PDF文件第4页浏览型号MCM69R736CZP5的Datasheet PDF文件第5页浏览型号MCM69R736CZP5的Datasheet PDF文件第6页浏览型号MCM69R736CZP5的Datasheet PDF文件第7页 
MOTOROLA  
SEMICONDUCTOR TECHNICAL DATA  
Order this document  
by MCM69R736C/D  
MCM69R736C  
MCM69R818C  
4M Late Write HSTL  
The MCM69R736C/818C is a 4M–bit synchronous late write fast static RAM  
designed to provide high performance in secondary cache and ATM switch,  
Telecom, and other high speed memory applications. The MCM69R818C  
(organizedas256Kwordsby18bits)andtheMCM69R736C(organizedas128K  
words by 36 bits) are fabricated in Motorola’s high performance silicon gate  
BiCMOS technology.  
The differential clock (CK) inputs control the timing of read/write operations of  
theRAM. AttherisingedgeofCK, alladdresses, writeenables, andsynchronous  
selects are registered. An internal buffer and special logic enable the memory to  
accept write data on the rising edge of CK, a cycle after address and control sig-  
nals. Read data is also driven on the rising edge of CK.  
ZP PACKAGE  
PBGA  
CASE 999–02  
The RAM uses HSTL inputs and outputs. The adjustable input trip–point  
(V ) and output voltage (V  
) gives the system designer greater flexibility in  
ref  
DDQ  
optimizing system performance.  
The synchronous write and byte enables allow writing to individual bytes or  
the entire word.  
The impedance of the output buffers is programmable, allowing the outputs to  
match the impedance of the circuit traces which reduces signal reflections.  
Byte Write Control  
Single 3.3 V +10%, –5% Operation  
HSTL — I/O (JEDEC Standard JESD8–6 Class I Compatible)  
HSTL — User Selectable Input Trip–Point  
HSTL — Compatible Programmable Impedance Output Drivers  
Register to Register Synchronous Operation  
Asynchronous Output Enable  
Boundary Scan (JTAG) IEEE 1149.1 Compatible  
Differential Clock Inputs  
Optional x18 or x36 Organization  
MCM69R736C/818C–4 = 4 ns  
MCM69R736C/818C–4.4 = 4.4 ns  
MCM69R736C/818C–5 = 5 ns  
MCM69R736C/818C–6 = 6 ns  
Sleep Mode Operation (ZZ pin)  
119–Bump, 50 mil (1.27 mm) Pitch, 14 mm x 22 mm Plastic Ball Grid Array  
(PBGA) Package  
REV 1  
8/10/99  
Motorola, Inc. 1999  

与MCM69R736CZP5相关器件

型号 品牌 获取价格 描述 数据表
MCM69R736CZP5R FREESCALE

获取价格

4M Late Write HSTL
MCM69R736CZP5R MOTOROLA

获取价格

128KX36 LATE-WRITE SRAM, PBGA119, 14 X 22 MM, 1.27 MM PITCH, PLASTIC, BGA-119
MCM69R736CZP6 FREESCALE

获取价格

4M Late Write HSTL
MCM69R736CZP6 MOTOROLA

获取价格

128KX36 LATE-WRITE SRAM, PBGA119, 14 X 22 MM, 1.27 MM PITCH, PLASTIC, BGA-119
MCM69R736CZP6R FREESCALE

获取价格

4M Late Write HSTL
MCM69R736ZP5 MOTOROLA

获取价格

Cache SRAM, 128KX36, 2.5ns, BICMOS, PBGA119, 14 X 22 MM, 1.27 MM PITCH, PLASTIC, BGA-119
MCM69R736ZP5R MOTOROLA

获取价格

Cache SRAM, 128KX36, 2.5ns, BICMOS, PBGA119, 14 X 22 MM, 1.27 MM PITCH, PLASTIC, BGA-119
MCM69R736ZP6R MOTOROLA

获取价格

Cache SRAM, 128KX36, 3ns, BICMOS, PBGA119, 14 X 22 MM, 1.27 MM PITCH, PLASTIC, BGA-119
MCM69R737A MOTOROLA

获取价格

4M Late Write LVTTL
MCM69R737AZP5 MOTOROLA

获取价格

4M Late Write LVTTL