5秒后页面跳转
MCM69R738AZP7R PDF预览

MCM69R738AZP7R

更新时间: 2024-01-27 03:32:04
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA /
页数 文件大小 规格书
20页 217K
描述
4M Late Write 2.5 V I/O

MCM69R738AZP7R 数据手册

 浏览型号MCM69R738AZP7R的Datasheet PDF文件第2页浏览型号MCM69R738AZP7R的Datasheet PDF文件第3页浏览型号MCM69R738AZP7R的Datasheet PDF文件第4页浏览型号MCM69R738AZP7R的Datasheet PDF文件第5页浏览型号MCM69R738AZP7R的Datasheet PDF文件第6页浏览型号MCM69R738AZP7R的Datasheet PDF文件第7页 
Order this document  
by MCM69R738A/D  
SEMICONDUCTOR TECHNICAL DATA  
MCM69R738A  
MCM69R820A  
Advance Information  
4M Late Write 2.5 V I/O  
TheMCM69R738A/820Aisa4megabitsynchronouslatewritefaststaticRAM  
designed to provide high performance in secondary cache and ATM switch,  
Telecom, and other high speed memory applications. The MCM69R820A  
organized as 256K words by 18 bits, and the MCM69R738A organized as 128K  
words by 36 bits wide are fabricated in Motorola’s high performance silicon gate  
BiCMOS technology.  
The differential CK clock inputs control the timing of read/write operations of  
the RAM. At the rising edge of the CK clock all addresses, write enables, and  
synchronous selects are registered. An internal buffer and special logic enable  
the memory to accept write data on the rising edge of the CK clock a cycle after  
address and control signals. Read data is driven on the rising edge of the CK  
clock also.  
ZP PACKAGE  
PBGA  
CASE 999–01  
The RAM uses 2.5 V inputs and outputs.  
The synchronous write and byte enables allow writing to individual bytes or the  
entire word.  
Byte Write Control  
Single 3.3 V +10%, – 5% Operation  
2.5 V I/O (V  
)
DDQ  
Register to Register Synchronous Operation  
Asynchronous Output Enable  
Boundary Scan (JTAG) IEEE 1149.1 Compatible  
Differential Clock Inputs  
Optional x 18 or x 36 organization  
MCM69R738A/820A–5 = 5 ns  
MCM69R738A/820A–6 = 6 ns  
MCM69R738A/820A–7 = 7 ns  
MCM69R738A/820A–8 = 8 ns  
Sleep Mode Operation (ZZ Pin)  
119 Bump, 50 mil (1.27 mm) Pitch, 14 mm x 22 mm Plastic Ball Grid Array  
(PBGA) Package  
This document contains information on a new product. Specifications and information herein are subject to change without notice.  
REV 1  
8/13/97  
Motorola, Inc. 1997  

与MCM69R738AZP7R相关器件

型号 品牌 获取价格 描述 数据表
MCM69R738AZP8 MOTOROLA

获取价格

4M Late Write 2.5 V I/O
MCM69R738AZP8R MOTOROLA

获取价格

4M Late Write 2.5 V I/O
MCM69R738C FREESCALE

获取价格

4M Late Write 2.5 V I/O
MCM69R738CZP4 FREESCALE

获取价格

4M Late Write 2.5 V I/O
MCM69R738CZP4.4 FREESCALE

获取价格

4M Late Write 2.5 V I/O
MCM69R738CZP4.4R FREESCALE

获取价格

4M Late Write 2.5 V I/O
MCM69R738CZP4R FREESCALE

获取价格

4M Late Write 2.5 V I/O
MCM69R738CZP5 FREESCALE

获取价格

4M Late Write 2.5 V I/O
MCM69R738CZP5R FREESCALE

获取价格

4M Late Write 2.5 V I/O
MCM69R738CZP6 FREESCALE

获取价格

4M Late Write 2.5 V I/O