5秒后页面跳转
捷配首页

Datasheet > MCM69L735ZP6
MCM69L735ZP6 PDF预览

MCM69L735ZP6

更新时间： 2024-09-19 22:13:35
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 锁存器内存集成电路静态存储器
页数 文件大小 规格书
16页 186K
描述
128K x 36 Bit Data Latch BurstRAM Synchronous Fast Static RAM

阅读下载

中文翻译

获取价格

MCM69L735ZP6 技术参数

是否Rohs认证： 不符合生命周期：Obsolete
零件包装代码：BGA包装说明：BGA,
针数：119Reach Compliance Code：unknown
ECCN代码：3A991.B.2.AHTS代码：8542.32.00.41
风险等级：5.92最长访问时间：6 ns
JESD-30 代码：R-PBGA-B119JESD-609代码：e0
长度：22 mm内存密度：4718592 bit
内存集成电路类型：CACHE SRAM内存宽度：36
功能数量：1端口数量：1
端子数量：119字数：131072 words
字数代码：128000工作模式：SYNCHRONOUS
最高工作温度：70 °C最低工作温度：
组织：128KX36输出特性：3-STATE
可输出：YES封装主体材料：PLASTIC/EPOXY
封装代码：BGA封装形状：RECTANGULAR
封装形式：GRID ARRAY并行/串行：PARALLEL
峰值回流温度（摄氏度）：NOT SPECIFIED认证状态：Not Qualified
座面最大高度：2.4 mm最大供电电压 (Vsup)：3.6 V
最小供电电压 (Vsup)：3.135 V标称供电电压 (Vsup)：3.3 V
表面贴装：YES技术：MOS
温度等级：COMMERCIAL端子面层：Tin/Lead (Sn/Pb)
端子形式：BALL端子节距：1.27 mm
端子位置：BOTTOM处于峰值回流温度下的最长时间：NOT SPECIFIED
宽度：14 mmBase Number Matches：1

MCM69L735ZP6 数据手册

 浏览型号MCM69L735ZP6的Datasheet PDF文件第2页浏览型号MCM69L735ZP6的Datasheet PDF文件第3页浏览型号MCM69L735ZP6的Datasheet PDF文件第4页浏览型号MCM69L735ZP6的Datasheet PDF文件第5页浏览型号MCM69L735ZP6的Datasheet PDF文件第6页浏览型号MCM69L735ZP6的Datasheet PDF文件第7页 
Order this document  
by MCM69L735/D  
SEMICONDUCTOR TECHNICAL DATA  
MCM69L735  
Product Preview  
128K x 36 Bit Data Latch  
BurstRAM Synchronous  
Fast Static RAM  
ZP PACKAGE  
PBGA  
The MCM69L735 is a 4M bit synchronous fast static RAM designed to provide  
a burstable, high performance, secondary cache for the PowerPC and other  
high performance microprocessors. It is organized as 128K words of 36 bits  
each. This device integrates input registers, a 2–bit address counter, and high  
speed SRAM onto a single monolithic circuit for reduced parts count in cache  
dataRAMapplications. Synchronousdesignallowsprecisecyclecontrolwiththe  
use of an external clock (K).  
CASE 999–01  
Addresses (SA), data inputs (DQx), and all control signals except output  
enable(G) and linear burst order (LBO) are clock (K) controlled through positive–  
edge–triggered noninverting registers.  
Bursts can be initiated with either ADSP or ADSC input pins. Subsequent burst  
addresses can be generated internally by the MCM69L735 (burst sequence  
operates in linear or interleaved mode dependent upon the state of LBO) and  
controlled by the burst address advance (ADV) input pin.  
Write cycles are internally self–timed and are initiated by the rising edge of the  
clock (K) input. This feature eliminates complex off–chip write pulse generation  
and provides increased timing flexibility for incoming signals.  
Synchronous byte write (SBx), synchronous global write (SGW), and synchro-  
nous write enable (SW) are provided to allow writes to either individual bytes or  
to all bytes. The four bytes are designated as “a”, “b”, “c”, and “d”. SBa controls  
DQa, SBb controls DQb, etc. Individual bytes are written if the selected byte  
writes SBx are asserted with SW. All bytes are written if either SGW is asserted  
or if all SBx and SW are asserted.  
For read cycles, data is available at the following edge of the clock (K).  
The MCM69L735 operates from a 3.3 V core power supply and all outputs  
operate on a 3.3 V or 2.5 V power supply. All inputs and outputs are JEDEC stan-  
dard JESD8–5 compatible.  
•
MCM69L735 Speed Options  
Speed  
t
t
Setup  
0.5 ns  
0.5 ns  
0.5 ns  
Hold  
1 ns  
1 ns  
1 ns  
I
DD  
KHKH  
KHQV  
150 MHz  
133 MHz  
117 MHz  
6.7 ns  
7.5 ns  
8.5 ns  
6 ns  
400 mA  
375 mA  
350 mA  
6.5 ns  
7 ns  
•
3.3 V + 10%, – 5% Core Power Supply, Operates with a 3.3 V or 2.5 V I/O  
Supply  
•
•
•
•
•
•
•
ADSP, ADSC, and ADV Burst Control Pins  
Selectable Burst Sequencing Order (Linear/Interleaved)  
Single–Cycle Deselect Timing  
Internally Self–Timed Write Cycle  
Byte Write and Global Write Control  
PB1 Version 2.0 Compatible  
JEDEC Standard 119–Pin PBGA Package  
BurstRAM is a trademark of Motorola, Inc.  
The PowerPC name is a trademark of IBM Corp., used under license therefrom.  
This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.  
5/28/97  
Motorola, Inc. 1997  
1234567...16

中文翻译

下载PDF

与MCM69L735ZP6相关器件

型号 品牌 获取价格 描述 数据表
MCM69L735ZP6.5 MOTOROLA

获取价格

 		128K x 36 Bit Data Latch BurstRAM Synchronous Fast Static RAM
MCM69L735ZP6.5R MOTOROLA

获取价格

 		128K x 36 Bit Data Latch BurstRAM Synchronous Fast Static RAM
MCM69L735ZP6R MOTOROLA

获取价格

 		128K x 36 Bit Data Latch BurstRAM Synchronous Fast Static RAM
MCM69L735ZP7 MOTOROLA

获取价格

 		128K x 36 Bit Data Latch BurstRAM Synchronous Fast Static RAM
MCM69L735ZP7R MOTOROLA

获取价格

 		128K x 36 Bit Data Latch BurstRAM Synchronous Fast Static RAM
MCM69L736A MOTOROLA

获取价格

 		4M Late Write HSTL
MCM69L736AZP10.5 MOTOROLA

获取价格

 		4M Late Write HSTL
MCM69L736AZP10.5R MOTOROLA

获取价格

 		4M Late Write HSTL
MCM69L736AZP7.5 MOTOROLA

获取价格

 		4M Late Write HSTL
MCM69L736AZP7.5R MOTOROLA

获取价格

 		4M Late Write HSTL

与MCM69L735ZP6相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证