5秒后页面跳转
MCM69F618CTQ8.5R PDF预览

MCM69F618CTQ8.5R

更新时间: 2024-09-18 22:25:43
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 存储内存集成电路静态存储器信息通信管理
页数 文件大小 规格书
12页 207K
描述
64K x 18 Bit Flow-Through BurstRAM Synchronous Fast Static RAM

MCM69F618CTQ8.5R 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:QFP包装说明:LQFP,
针数:100Reach Compliance Code:unknown
ECCN代码:3A991.B.2.AHTS代码:8542.32.00.41
风险等级:5.52Is Samacsys:N
最长访问时间:8.5 nsJESD-30 代码:R-PQFP-G100
JESD-609代码:e0长度:20 mm
内存密度:1179648 bit内存集成电路类型:CACHE SRAM
内存宽度:18功能数量:1
端口数量:1端子数量:100
字数:65536 words字数代码:64000
工作模式:SYNCHRONOUS最高工作温度:110 °C
最低工作温度:20 °C组织:64KX18
输出特性:3-STATE可输出:YES
封装主体材料:PLASTIC/EPOXY封装代码:LQFP
封装形状:RECTANGULAR封装形式:FLATPACK, LOW PROFILE
并行/串行:PARALLEL峰值回流温度(摄氏度):NOT SPECIFIED
认证状态:Not Qualified座面最大高度:1.6 mm
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):3.135 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:BICMOS温度等级:OTHER
端子面层:Tin/Lead (Sn/Pb)端子形式:GULL WING
端子节距:0.65 mm端子位置:QUAD
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:14 mm
Base Number Matches:1

MCM69F618CTQ8.5R 数据手册

 浏览型号MCM69F618CTQ8.5R的Datasheet PDF文件第2页浏览型号MCM69F618CTQ8.5R的Datasheet PDF文件第3页浏览型号MCM69F618CTQ8.5R的Datasheet PDF文件第4页浏览型号MCM69F618CTQ8.5R的Datasheet PDF文件第5页浏览型号MCM69F618CTQ8.5R的Datasheet PDF文件第6页浏览型号MCM69F618CTQ8.5R的Datasheet PDF文件第7页 
Order this document  
by MCM69F618C/D  
SEMICONDUCTOR TECHNICAL DATA  
MCM69F618C  
64K x 18 Bit Flow–Through  
BurstRAM Synchronous  
Fast Static RAM  
The MCM69F618C is a 1M–bit synchronous fast static RAM designed to pro-  
vide a burstable, high performance, secondary cache for the 68K Family,  
PowerPC , 486, i960 , and Pentium microprocessors. It is organized as 64K  
words of 18 bits each. This device integrates input registers, a 2–bit address  
counter, and high speed SRAM onto a single monolithic circuit for reduced parts  
count in cache data RAM applications. Synchronous design allows precise cycle  
controlwiththeuseofanexternalclock(K). BiCMOScircuitryreducestheoverall  
power consumption of the integrated functions for greater reliability.  
Addresses (SA), data inputs (DQx), and all control signals except output  
enable (G) and Linear Burst Order (LBO) are clock (K) controlled through  
positive–edge–triggered noninverting registers.  
TQ PACKAGE  
TQFP  
CASE 983A–01  
BurstscanbeinitiatedwitheitherADSPorADSCinputpins. Subsequentburst  
addresses can be generated internally by the MCM69F618C (burst sequence  
operates in linear or interleaved mode dependent upon the state of LBO) and  
controlled by the burst address advance (ADV) input pin.  
Write cycles are internally self–timed and initiated by the rising edge of the  
clock (K) input. This feature eliminates complex off–chip write pulse generation  
and provides increased timing flexibility for incoming signals.  
Synchronous byte write (SBx), synchronous global write (SGW), and syn-  
chronous write enable SW are provided to allow writes to either individual bytes  
or to both bytes. The two bytes are designated as “a” and “b”. SBa controls DQa  
and SBb controls DQb. Individual bytes are written if the selected byte writes SBx  
are asserted with SW. BothbytesarewrittenifeitherSGW is asserted or if all SBx  
and SW are asserted.  
For read cycles, a flow–through SRAM allows output data to simply flow freely  
from the memory array.  
The MCM69F618C operates from a 3.3 V power supply and all inputs and  
outputs are LVTTL compatible and 5 V tolerant.  
MCM69F618C–8.5 = 8.5 ns Access / 12 ns Cycle  
MCM69F618C–9 = 9 ns Access / 12 ns Cycle  
MCM69F618C–10 = 10 ns Access / 15 ns Cycle  
MCM69F618C–12= 12 ns Access / 16.6 ns Cycle  
Single 3.3 V + 10%, – 5% Power Supply  
ADSP, ADSC, and ADV Burst Control Pins  
Selectable Burst Sequencing Order (Linear/Interleaved)  
Internally Self–Timed Write Cycle  
Byte Write and Global Write Control  
5 V Tolerant on all Pins (Inputs and I/Os)  
100–Pin TQFP Package  
The PowerPC name is a trademark of IBM Corp., used under license therefrom.  
i960 and Pentium are trademarks of Intel Corp.  
REV 2  
2/18/98  
Motorola, Inc. 1998  

与MCM69F618CTQ8.5R相关器件

型号 品牌 获取价格 描述 数据表
MCM69F618CTQ8R NXP

获取价格

64KX18 CACHE SRAM, 8ns, PQFP100, TQFP-100
MCM69F618CTQ9 MOTOROLA

获取价格

64K x 18 Bit Flow-Through BurstRAM Synchronous Fast Static RAM
MCM69F618CTQ9R MOTOROLA

获取价格

64K x 18 Bit Flow-Through BurstRAM Synchronous Fast Static RAM
MCM69F618CTQ9R NXP

获取价格

IC,SYNC SRAM,64KX18,BICMOS-TTL,QFP,100PIN,PLASTIC
MCM69F618TQ10 MOTOROLA

获取价格

64KX18 CACHE SRAM, 10ns, PQFP100, TQFP-100
MCM69F618TQ12R MOTOROLA

获取价格

64KX18 CACHE SRAM, 12ns, PQFP100, TQFP-100
MCM69F618TQ8 MOTOROLA

获取价格

Cache SRAM, 64KX18, 8ns, BICMOS, PQFP100, TQFP-100
MCM69F618TQ8.5 MOTOROLA

获取价格

64KX18 CACHE SRAM, 8.5ns, PQFP100, TQFP-100
MCM69F618TQ8.5R MOTOROLA

获取价格

Cache SRAM, 64KX18, 8.5ns, BICMOS, PQFP100, TQFP-100
MCM69F618ZP10 MOTOROLA

获取价格

64KX18 CACHE SRAM, 10ns, PBGA119, 1.27 MM PITCH, PLASTIC, BGA-119