5秒后页面跳转
MCM69C232TQ20R PDF预览

MCM69C232TQ20R

更新时间: 2024-09-18 22:20:03
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 存储内存集成电路静态存储器双倍数据速率
页数 文件大小 规格书
20页 252K
描述
4K x 64 CAM

MCM69C232TQ20R 技术参数

是否Rohs认证:不符合生命周期:Transferred
包装说明:TQFP-100Reach Compliance Code:unknown
ECCN代码:EAR99HTS代码:8542.32.00.41
风险等级:5.88Is Samacsys:N
最长访问时间:160 nsJESD-30 代码:R-PQFP-G100
JESD-609代码:e0长度:20 mm
内存密度:262144 bit内存集成电路类型:CONTENT ADDRESSABLE SRAM
内存宽度:64功能数量:1
端口数量:1端子数量:100
字数:4096 words字数代码:4000
工作模式:SYNCHRONOUS最高工作温度:70 °C
最低工作温度:组织:4KX64
输出特性:3-STATE可输出:YES
封装主体材料:PLASTIC/EPOXY封装代码:LQFP
封装等效代码:QFP100,.63X.87封装形状:RECTANGULAR
封装形式:FLATPACK, LOW PROFILE并行/串行:PARALLEL
电源:3.3 V认证状态:Not Qualified
座面最大高度:1.6 mm最大待机电流:0.2 A
子类别:SRAMs最大压摆率:0.2 mA
最大供电电压 (Vsup):3.5 V最小供电电压 (Vsup):3.1 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:MOS温度等级:COMMERCIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:GULL WING
端子节距:0.65 mm端子位置:QUAD
宽度:14 mmBase Number Matches:1

MCM69C232TQ20R 数据手册

 浏览型号MCM69C232TQ20R的Datasheet PDF文件第2页浏览型号MCM69C232TQ20R的Datasheet PDF文件第3页浏览型号MCM69C232TQ20R的Datasheet PDF文件第4页浏览型号MCM69C232TQ20R的Datasheet PDF文件第5页浏览型号MCM69C232TQ20R的Datasheet PDF文件第6页浏览型号MCM69C232TQ20R的Datasheet PDF文件第7页 
Order this document  
by MCM69C232/D  
SEMICONDUCTOR TECHNICAL DATA  
MCM69C232  
Advance Information  
4K x 64 CAM  
The MCM69C232 is a flexible content–addressable memory (CAM) that can  
contain 4096 entries of 64 bits each. The widths of the match field and the output  
field are programmable, and the match time is designed to be 160 ns. As a result,  
the MCM69C232 is well suited for datacom applications such as Virtual Path  
Identifier/Virtual Circuit Identifier (VPI/VCI) translation in ATM switches up to  
OC12 (622 Mbps) data rates and Media Access Control (MAC) address lookup  
in Ethernet/Fast Ethernet bridges. The match duty cycle of the MCM69C232 is  
user defined, with a trade–off between the time between matches and the num-  
ber of new entries added to the CAM per second.  
TQ PACKAGE  
TQFP  
CASE 983A–01  
4096 Entries  
160 ns Match Time  
Mask Register to “Don’t Care” Selected Bits  
Depth Expansion by Cascading Multiple Devices  
50 MHz Maximum Clock Rate  
Programmable Match and Output Field Widths  
Concurrent Matching of Virtual Path Circuits and Virtual Connection  
Circuits in ATM Mode  
Separate Ports for Control and Match Operations  
200 ns Insertion Time if One of Twelve Entry Queue Locations is Empty  
12 ms Initialization Time After Fast Insertion (at Power–Up Only)  
Single 3.3 V ± 5% Supply  
100 Pin TQFP Package  
IEEE Standard 1149.1 Test Port (JTAG)  
Related Products  
— MCM69D536, MCM69D618 (Dual I/O, Dual Address RAMs)  
— MCM67Q709A, MCM67Q909 (Separate I/O RAMs)  
— MCM69C432 (CAM)  
CONTROL PORT  
MATCH PORT  
12 x 64  
ENTRY QUEUE  
MQ31 – MQ0  
A2 – A0  
DQ15 – DQ0  
STATUS/  
CONTROL  
LOGIC  
4K x 64  
CAM  
TABLE  
K
SEL  
G
WE  
IRQ  
DTACK  
LH/SM  
LL  
MC  
MS  
INPUT REG  
RESET  
VPC  
This document contains information on a new product. Specifications and information herein are subject to change without notice.  
REV 3  
1/15/98  
Motorola, Inc. 1998  

与MCM69C232TQ20R相关器件

型号 品牌 获取价格 描述 数据表
MCM69C233TQ15 MOTOROLA

获取价格

4KX64 CONTENT ADDRESSABLE SRAM, 210ns, PQFP100, TQFP-100
MCM69C233TQ15 NXP

获取价格

IC,CAM,4KX64,CMOS,QFP,100PIN,PLASTIC
MCM69C233TQ15 ROCHESTER

获取价格

4KX64 CONTENT ADDRESSABLE SRAM, 210ns, PQFP100, TQFP-100
MCM69C233TQ15R MOTOROLA

获取价格

Content Addressable SRAM, 4KX64, 210ns, CMOS, PQFP100, TQFP-100
MCM69C233TQ20 MOTOROLA

获取价格

4KX64 CONTENT ADDRESSABLE SRAM, 210ns, PQFP100, TQFP-100
MCM69C233TQ20R MOTOROLA

获取价格

4KX64 CONTENT ADDRESSABLE SRAM, 210ns, PQFP100, TQFP-100
MCM69C233WD MOTOROLA

获取价格

MPC8260 PowerQUICC II-TM to CAM Interfacing ? MCM69C233
MCM69C233WP MOTOROLA

获取价格

MPC8260 PowerQUICC II-TM to CAM Interfacing ? MCM69C233
MCM69C432 MOTOROLA

获取价格

16K x 64 CAM
MCM69C432TQ MOTOROLA

获取价格

16KX64 CONTENT ADDRESSABLE SRAM, 180ns, PQFP100, TQFP-100