5秒后页面跳转
MC74HCT245AND PDF预览

MC74HCT245AND

更新时间: 2024-09-15 13:11:19
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 总线驱动器总线收发器逻辑集成电路光电二极管
页数 文件大小 规格书
8页 194K
描述
暂无描述

MC74HCT245AND 数据手册

 浏览型号MC74HCT245AND的Datasheet PDF文件第2页浏览型号MC74HCT245AND的Datasheet PDF文件第3页浏览型号MC74HCT245AND的Datasheet PDF文件第4页浏览型号MC74HCT245AND的Datasheet PDF文件第5页浏览型号MC74HCT245AND的Datasheet PDF文件第6页浏览型号MC74HCT245AND的Datasheet PDF文件第7页 
SEMICONDUCTOR TECHNICAL DATA  
J SUFFIX  
CERAMIC PACKAGE  
CASE 732–03  
20  
20  
High–Performance Silicon–Gate CMOS  
1
The MC54/74HCT245A is identical in pinout to the LS245. This device  
may be used as a level converter for interfacing TTL or NMOS outputs to  
High Speed CMOS inputs.  
The MC54/74HCT245A is a 3–state noninverting transceiver that is  
used for 2–way asynchronous communication between data buses. The  
device has an active–low Output Enable pin, which is used to place the  
I/O ports into high–impedance states. The Direction control determines  
whether data flows from A to B or from B to A.  
N SUFFIX  
PLASTIC PACKAGE  
CASE 738–03  
1
DW SUFFIX  
SOIC PACKAGE  
CASE 751D–04  
20  
20  
20  
1
SD SUFFIX  
SSOP PACKAGE  
CASE 940C–03  
Output Drive Capability: 15 LSTTL Loads  
TTL/NMOS Compatible Input Levels  
Outputs Directly Interface to CMOS, NMOS and TTL  
Operating Voltage Range: 4.5 to 5.5 V  
Low Input Current: 1.0 µA  
1
DT SUFFIX  
TSSOP PACKAGE  
CASE 948E–02  
1
In Compliance with the Requirements Defined by JEDEC Standard  
No. 7A  
ORDERING INFORMATION  
MC54HCTXXXAJ  
MC74HCTXXXAN  
MC74HCTXXXADW  
MC74HCTXXXASD  
MC74HCTXXXADT  
Ceramic  
Plastic  
SOIC  
SSOP  
TSSOP  
Chip Complexity: 304 FETs or 76 Equivalent Gates  
LOGIC DIAGRAM  
2
3
4
5
6
7
8
9
18  
17  
16  
15  
14  
13  
12  
11  
A1  
A2  
A3  
A4  
A5  
A6  
A7  
A8  
B1  
B2  
B3  
B4  
B5  
B6  
B7  
B8  
PIN ASSIGNMENT  
A
B
DATA  
PORT  
DATA  
PORT  
DIRECTION  
1
20  
V
CC  
A1  
A2  
A3  
2
3
4
19  
18  
17  
OUTPUT ENABLE  
B1  
B2  
A4  
A5  
A6  
5
6
7
16  
15  
14  
B3  
B4  
B5  
1
DIRECTION  
PIN 20 = V  
CC  
PIN 10 = GND  
19  
OUTPUT ENABLE  
A7  
A8  
8
13  
12  
11  
B6  
B7  
B8  
9
Design Criteria  
Internal Gate Count*  
Value Units  
GND  
10  
76  
1.0  
ea  
ns  
Internal Gate Propagation Delay  
Internal Gate Power Dissipation  
Speed Power Product  
FUNCTION TABLE  
5.0  
µW  
Control Inputs  
Output  
0.005  
pJ  
Enable  
Direction  
Operation  
* Equivalent to a two–input NAND gate.  
L
L
L
H
X
Data Transmitted from Bus B to Bus A  
Data Transmitted from Bus A to Bus B  
Buses Isolated (High–Impedance State)  
H
X = Don’t Care  
2/97  
REV 7  
Motorola, Inc. 1997  

与MC74HCT245AND相关器件

型号 品牌 获取价格 描述 数据表
MC74HCT245ANG ONSEMI

获取价格

Octal 3−State Noninverting Bus Transceiver with LSTTL Compatible Inputs
MC74HCT245ASD MOTOROLA

获取价格

Octal 3-State Noninverting Bus Transceiver with LSTTL Compatible Inputs
MC74HCT245ASDR2 MOTOROLA

获取价格

HCT SERIES, 8-BIT DRIVER, TRUE OUTPUT, PDSO20, PLASTIC, SSOP-20
MC74HCT245N MOTOROLA

获取价格

HCT SERIES, 8-BIT TRANSCEIVER, TRUE OUTPUT, PDIP20, PLASTIC, DIP-20
MC74HCT259ADG ONSEMI

获取价格

8-Bit Addressable Latch 1-of-8 Decoder
MC74HCT259ADR2G ONSEMI

获取价格

8-Bit Addressable Latch 1-of-8 Decoder
MC74HCT259ADTG ONSEMI

获取价格

8-Bit Addressable Latch 1-of-8 Decoder
MC74HCT259ADTR2G ONSEMI

获取价格

8-Bit Addressable Latch 1-of-8 Decoder
MC74HCT273 MOTOROLA

获取价格

Octal D Flip-Flop with Common Clock and Reset with LSTTL-Compatible Inputs
MC74HCT273 ONSEMI

获取价格

Octal D Flip-Flop with Common Clock and Reset with LSTTL-Compatible Inputs