5秒后页面跳转
MC74HC74ADG PDF预览

MC74HC74ADG

更新时间: 2024-11-20 05:09:55
品牌 Logo 应用领域
安森美 - ONSEMI 触发器锁存器逻辑集成电路光电二极管
页数 文件大小 规格书
9页 179K
描述
Dual D Flip−Flop with Set and Reset High−Performance Silicon−Gate CMOS

MC74HC74ADG 技术参数

是否无铅:不含铅是否Rohs认证:符合
生命周期:Active零件包装代码:SOIC
包装说明:HALOGEN FREE AND ROHS COMPLIANT, SOIC-14针数:14
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:1 week
风险等级:0.44Is Samacsys:N
系列:HC/UHJESD-30 代码:R-PDSO-G14
JESD-609代码:e3长度:8.65 mm
负载电容(CL):50 pF逻辑集成电路类型:D FLIP-FLOP
最大频率@ Nom-Sup:20000000 Hz最大I(ol):0.004 A
湿度敏感等级:1位数:1
功能数量:2端子数量:14
最高工作温度:125 °C最低工作温度:-55 °C
输出极性:COMPLEMENTARY封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP14,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
包装方法:RAIL峰值回流温度(摄氏度):260
电源:2/6 V传播延迟(tpd):150 ns
认证状态:Not Qualified座面最大高度:1.75 mm
子类别:FF/Latches最大供电电压 (Vsup):6 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):3 V
表面贴装:YES技术:CMOS
温度等级:MILITARY端子面层:Tin (Sn)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:40
触发器类型:POSITIVE EDGE宽度:3.9 mm
最小 fmax:24 MHzBase Number Matches:1

MC74HC74ADG 数据手册

 浏览型号MC74HC74ADG的Datasheet PDF文件第2页浏览型号MC74HC74ADG的Datasheet PDF文件第3页浏览型号MC74HC74ADG的Datasheet PDF文件第4页浏览型号MC74HC74ADG的Datasheet PDF文件第5页浏览型号MC74HC74ADG的Datasheet PDF文件第6页浏览型号MC74HC74ADG的Datasheet PDF文件第7页 
MC74HC74A  
Dual D Flip−Flop with Set  
and Reset  
HighPerformance SiliconGate CMOS  
The MC74HC74A is identical in pinout to the LS74. The device  
inputs are compatible with standard CMOS outputs; with pullup  
resistors, they are compatible with LSTTL outputs.  
This device consists of two D flipflops with individual Set, Reset,  
and Clock inputs. Information at a Dinput is transferred to the  
corresponding Q output on the next positive going edge of the clock  
input. Both Q and Q outputs are available from each flipflop. The Set  
and Reset inputs are asynchronous.  
http://onsemi.com  
MARKING  
DIAGRAMS  
14  
1
PDIP14  
N SUFFIX  
CASE 646  
MC74HC74AN  
AWLYYWWG  
14  
Features  
1
Output Drive Capability: 10 LSTTL Loads  
Outputs Directly Interface to CMOS, NMOS, and TTL  
Operating Voltage Range: 2.0 to 6.0 V  
14  
SOIC14  
D SUFFIX  
CASE 751A  
HC74AG  
AWLYWW  
Low Input Current: 1.0 mA  
14  
High Noise Immunity Characteristic of CMOS Devices  
In Compliance with the JEDEC Standard No. 7.0 A Requirements  
Chip Complexity: 128 FETs or 32 Equivalent Gates  
PbFree Packages are Available  
1
1
14  
HC  
74A  
ALYWG  
G
TSSOP14  
DT SUFFIX  
CASE 948G  
14  
1
1
14  
SOEIAJ14  
F SUFFIX  
CASE 965  
74HC74A  
ALYWG  
14  
1
1
A
L, WL  
Y, YY  
= Assembly Location  
= Wafer Lot  
= Year  
W, WW = Work Week  
G or G  
= PbFree Package  
(Note: Microdot may be in either location)  
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 4 of this data sheet.  
© Semiconductor Components Industries, LLC, 2006  
1
Publication Order Number:  
October, 2006 Rev. 11  
MC74HC74A/D  

MC74HC74ADG 替代型号

型号 品牌 替代类型 描述 数据表
MC74HC74ANG ONSEMI

完全替代

Dual D Flip−Flop with Set and Reset High−Performance Silicon−Gate CMOS
MC74HC74ADR2 ONSEMI

类似代替

Dual D Flip-Flop with Set and Reset

与MC74HC74ADG相关器件

型号 品牌 获取价格 描述 数据表
MC74HC74ADR2 ONSEMI

获取价格

Dual D Flip-Flop with Set and Reset
MC74HC74ADR2G ONSEMI

获取价格

Dual D Flip−Flop with Set and Reset High−Performance Silicon−Gate CMOS
MC74HC74ADT MOTOROLA

获取价格

Dual D Flip-Flop with Set and Reset
MC74HC74ADT ONSEMI

获取价格

Dual D Flip-Flop with Set and Reset
MC74HC74ADTR2 ONSEMI

获取价格

Dual D Flip-Flop with Set and Reset
MC74HC74ADTR2G ONSEMI

获取价格

Dual D Flip−Flop with Set and Reset High−Performance Silicon−Gate CMOS
MC74HC74AF ONSEMI

获取价格

Dual D Flip−Flop with Set and Reset High−Performance Silicon−Gate CMOS
MC74HC74AFEL ONSEMI

获取价格

Dual D Flip−Flop with Set and Reset High−Performance Silicon−Gate CMOS
MC74HC74AFELG ONSEMI

获取价格

Dual D Flip−Flop with Set and Reset High−Performance Silicon−Gate CMOS
MC74HC74AFG ONSEMI

获取价格

Dual D Flip−Flop with Set and Reset High−Performance Silicon−Gate CMOS