5秒后页面跳转
MC100LVELT22D PDF预览

MC100LVELT22D

更新时间: 2024-11-29 05:30:07
品牌 Logo 应用领域
安森美 - ONSEMI 锁存器接口集成电路光电二极管
页数 文件大小 规格书
7页 80K
描述
3.3V Dual LVTTL/LVCMOS to Differential LVPECL Translator

MC100LVELT22D 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:SOIC包装说明:PLASTIC, SOIC-8
针数:8Reach Compliance Code:not_compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
Factory Lead Time:1 week风险等级:5.02
最大延迟:0.6 ns接口集成电路类型:TTL/CMOS TO PECL TRANSLATOR
JESD-30 代码:R-PDSO-G8JESD-609代码:e0
长度:4.9 mm位数:1
功能数量:2端子数量:8
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:OPEN-EMITTER输出锁存器或寄存器:NONE
输出极性:COMPLEMENTARY封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP8,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
峰值回流温度(摄氏度):240电源:3.3 V
认证状态:Not Qualified座面最大高度:1.75 mm
子类别:Level Translators最大供电电压:3.8 V
最小供电电压:3 V标称供电电压:3.3 V
表面贴装:YES技术:ECL
温度等级:INDUSTRIAL端子面层:Tin/Lead (Sn80Pb20)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:3.9 mmBase Number Matches:1

MC100LVELT22D 数据手册

 浏览型号MC100LVELT22D的Datasheet PDF文件第2页浏览型号MC100LVELT22D的Datasheet PDF文件第3页浏览型号MC100LVELT22D的Datasheet PDF文件第4页浏览型号MC100LVELT22D的Datasheet PDF文件第5页浏览型号MC100LVELT22D的Datasheet PDF文件第6页浏览型号MC100LVELT22D的Datasheet PDF文件第7页 
MC100LVELT22  
3.3VꢀDual LVTTL/LVCMOS  
to Differential LVPECL  
Translator  
Description  
http://onsemi.com  
MARKING  
The MC100LVELT22 is a dual LVTTL/LVCMOS to differential  
LVPECL translator. Because LVPECL (Low Voltage Positive ECL)  
levels are used, only +3.3 V and ground are required. The small outline  
8-lead package and the low skew, dual gate design of the LVELT22  
makes it ideal for applications which require the translation of a clock  
and a data signal.  
DIAGRAMS*  
8
8
1
KVT22  
ALYW  
G
Features  
SOIC−8  
D SUFFIX  
CASE 751  
350 ps Typical Propagation Delay  
<100 ps Output−to−Output Skew  
Flow Through Pinouts  
1
8
8
The 100 Series Contains Temperature Compensation  
1
KR22  
LVPECL Operating Range: V = 3.0 V to 3.8 V  
CC  
ALYWG  
TSSOP−8  
DT SUFFIX  
CASE 948R  
with GND = 0 V  
G
When Unused TTL Input is left Open, Q Output will Default High  
Pb−Free Packages are Available  
1
DFN8  
MN SUFFIX  
CASE 506AA  
1
4
A
L
Y
= Assembly Location  
= Wafer Lot  
= Year  
W = Work Week  
M = Date Code  
G
= Pb−Free Package  
(Note: Microdot may be in either location)  
*For additional marking information, refer to  
Application Note AND8002/D.  
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 4 of this data sheet.  
©
Semiconductor Components Industries, LLC, 2007  
1
Publication Order Number:  
March, 2007 − Rev. 5  
MC100LVELT22/D  

MC100LVELT22D 替代型号

型号 品牌 替代类型 描述 数据表
MC100LVELT22DTRG ONSEMI

完全替代

3.3V Dual LVTTL/LVCMOS to Differential LVPECL Translator
MC100LVELT22DG ONSEMI

类似代替

3.3V Dual LVTTL/LVCMOS to Differential LVPECL Translator
MC100EPT22DG ONSEMI

类似代替

3.3V Dual LVTTL/LVCMOS to Differential LVPECL to Differential LVPECL

与MC100LVELT22D相关器件

型号 品牌 获取价格 描述 数据表
MC100LVELT22DG ONSEMI

获取价格

3.3V Dual LVTTL/LVCMOS to Differential LVPECL Translator
MC100LVELT22DR2 ONSEMI

获取价格

3.3V Dual LVTTL/LVCMOS to Differential LVPECL Translator
MC100LVELT22DR2 MOTOROLA

获取价格

DUAL TTL/CMOS TO PECL TRANSLATOR, COMPLEMENTARY OUTPUT, PDSO8, PLASTIC, SOIC-8
MC100LVELT22DR2G ONSEMI

获取价格

3.3V Dual LVTTL/LVCMOS to Differential LVPECL Translator
MC100LVELT22DT ONSEMI

获取价格

3.3V Dual LVTTL/LVCMOS to Differential LVPECL Translator
MC100LVELT22DTG ONSEMI

获取价格

3.3V Dual LVTTL/LVCMOS to Differential LVPECL Translator
MC100LVELT22DTR2 ONSEMI

获取价格

3.3V Dual LVTTL/LVCMOS to Differential LVPECL Translator
MC100LVELT22DTR2G ONSEMI

获取价格

3.3V Dual LVTTL/LVCMOS to Differential LVPECL Translator
MC100LVELT22DTRG ONSEMI

获取价格

3.3V Dual LVTTL/LVCMOS to Differential LVPECL Translator
MC100LVELT22MNR4 ONSEMI

获取价格

3.3V Dual LVTTL/LVCMOS to Differential LVPECL Translator