5秒后页面跳转
MC100EP35DT PDF预览

MC100EP35DT

更新时间: 2024-11-25 21:18:59
品牌 Logo 应用领域
安森美 - ONSEMI 光电二极管输出元件逻辑集成电路触发器
页数 文件大小 规格书
8页 90K
描述
IC 100E SERIES, POSITIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO8, PLASTIC, TSSOP-8, FF/Latch

MC100EP35DT 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:SOIC包装说明:PLASTIC, TSSOP-8
针数:8Reach Compliance Code:not_compliant
HTS代码:8542.39.00.01风险等级:8.17
其他特性:NECL MODE: VCC = 0V WITH VEE = -3V TO -5.5V系列:100E
JESD-30 代码:S-PDSO-G8JESD-609代码:e0
长度:3 mm逻辑集成电路类型:J-K FLIP-FLOP
最大频率@ Nom-Sup:3000000000 Hz位数:2
功能数量:1端子数量:8
最高工作温度:85 °C最低工作温度:-40 °C
输出极性:COMPLEMENTARY封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP8,.19
封装形状:SQUARE封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
包装方法:RAIL峰值回流温度(摄氏度):240
电源:-4.5 V最大电源电流(ICC):50 mA
Prop。Delay @ Nom-Sup:0.575 ns传播延迟(tpd):0.49 ns
认证状态:Not Qualified座面最大高度:1.1 mm
子类别:FF/Latches最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):3 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:ECL
温度等级:INDUSTRIAL端子面层:Tin/Lead (Sn90Pb10)
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
触发器类型:POSITIVE EDGE宽度:3 mm
Base Number Matches:1

MC100EP35DT 数据手册

 浏览型号MC100EP35DT的Datasheet PDF文件第2页浏览型号MC100EP35DT的Datasheet PDF文件第3页浏览型号MC100EP35DT的Datasheet PDF文件第4页浏览型号MC100EP35DT的Datasheet PDF文件第5页浏览型号MC100EP35DT的Datasheet PDF文件第6页浏览型号MC100EP35DT的Datasheet PDF文件第7页 
MC100EP35  
3.3ꢀV / 5ꢀVꢁECL JK Flip‐Flop  
Description  
The MC100EP35 is a higher speed/low voltage version of the EL35  
JK flip-flop. The J/K data enters the master portion of the flip-flop  
when the clock is LOW and is transferred to the slave, and thus the  
outputs, upon a positive transition of the clock. The reset pin is  
asynchronous and is activated with a logic HIGH.  
www.onsemi.com  
The 100 Series contains temperature compensation.  
8
8
Features  
1
1
410 ps Propagation Delay  
Maximum Frequency > 3 GHz Typical  
SOIC−8 NB  
D SUFFIX  
CASE  
TSSOP−8  
DT SUFFIX  
CASE  
PECL Mode Operating Range:  
751−07  
948R−02  
V = 3.0 V to 5.5 V with V = 0 V  
CC  
EE  
NECL Mode Operating Range:  
V = 0 V with V = −3.0 V to −5.5 V  
CC  
EE  
MARKING DIAGRAMS*  
Open Input Default State  
Q Output Will Default LOW with Inputs Open or at V  
These Devices are Pb-Free, Halogen Free and are RoHS Compliant  
8
8
1
EE  
KEP35  
ALYW  
G
KP35  
ALYWG  
G
1
K
= MC100  
A
L
= Assembly Location  
= Wafer Lot  
Y
W
M
G
= Year  
= Work Week  
= Date Code  
= Pb-Free Package  
(Note: Microdot may be in either location)  
*For additional marking information, refer to  
Application Note AND8002/D.  
ORDERING INFORMATION  
See detailed ordering and shipping information on page 6 of  
this data sheet.  
© Semiconductor Components Industries, LLC, 2016  
1
Publication Order Number:  
October, 2017 − Rev. 8  
MC10EP35/D  

MC100EP35DT 替代型号

型号 品牌 替代类型 描述 数据表
MC100EP31DT ONSEMI

完全替代

D Flip Flop with Set and Reset
MC100LVEL31DTG ONSEMI

类似代替

3.3V ECL D Flip-Flop with Set and Reset
MC100EP31DTG ONSEMI

类似代替

3.3V / 5V ECL D Flip−Flop with Set and Reset

与MC100EP35DT相关器件

型号 品牌 获取价格 描述 数据表
MC100EP35DTG ROCHESTER

获取价格

100E SERIES, POSITIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO8, LEAD FREE
MC100EP35DTG ONSEMI

获取价格

ECL JK 触发器
MC100EP35DTR2 ONSEMI

获取价格

3.3V / 5V ECL JK Flip−Flop
MC100EP35DTR2G ONSEMI

获取价格

3.3V / 5V ECL JK Flip−Flop
MC100EP35DTR2G ROCHESTER

获取价格

100E SERIES, POSITIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO8, LEAD FREE
MC100EP35MNR4 ONSEMI

获取价格

3.3V / 5V ECL JK Flip−Flop
MC100EP35MNR4G ONSEMI

获取价格

3.3V / 5V ECL JK Flip−Flop
MC100EP40 ONSEMI

获取价格

3.3V / 5VECL Differential Phase-Frequency Detector
MC100EP40_06 ONSEMI

获取价格

3.3V / 5V ECL Differential Phase−Frequency Detector
MC100EP40DT ONSEMI

获取价格

3.3V / 5VECL Differential Phase-Frequency Detector