5秒后页面跳转
MC100EP31DTR2G PDF预览

MC100EP31DTR2G

更新时间: 2024-11-06 05:22:27
品牌 Logo 应用领域
安森美 - ONSEMI 触发器
页数 文件大小 规格书
11页 159K
描述
3.3V / 5V ECL D Flip−Flop with Set and Reset

MC100EP31DTR2G 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:SOIC
包装说明:TSSOP, TSSOP8,.19针数:8
Reach Compliance Code:compliantHTS代码:8542.39.00.01
Factory Lead Time:1 week风险等级:5.55
其他特性:NECL MODE: VCC = 0V WITH VEE = -3.0V TO -5.5V系列:100E
JESD-30 代码:S-PDSO-G8JESD-609代码:e3
长度:3 mm逻辑集成电路类型:D FLIP-FLOP
最大频率@ Nom-Sup:3000000000 Hz湿度敏感等级:3
位数:1功能数量:1
端子数量:8最高工作温度:85 °C
最低工作温度:-40 °C输出极性:COMPLEMENTARY
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP8,.19封装形状:SQUARE
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH包装方法:TAPE AND REEL
峰值回流温度(摄氏度):260电源:-4.5 V
最大电源电流(ICC):47 mA传播延迟(tpd):0.41 ns
认证状态:Not Qualified座面最大高度:1.1 mm
子类别:FF/Latches最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):3 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:ECL
温度等级:INDUSTRIAL端子面层:Tin (Sn)
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:40
触发器类型:POSITIVE EDGE宽度:3 mm
Base Number Matches:1

MC100EP31DTR2G 数据手册

 浏览型号MC100EP31DTR2G的Datasheet PDF文件第2页浏览型号MC100EP31DTR2G的Datasheet PDF文件第3页浏览型号MC100EP31DTR2G的Datasheet PDF文件第4页浏览型号MC100EP31DTR2G的Datasheet PDF文件第5页浏览型号MC100EP31DTR2G的Datasheet PDF文件第6页浏览型号MC100EP31DTR2G的Datasheet PDF文件第7页 
MC10EP31, MC100EP31  
3.3V / 5VꢀECL D Flip−Flop  
with Set and Reset  
Description  
The MC10/100EP31 is a D flipflop with set and reset. The device  
is pin and functionally equivalent to the EL31 and LVEL31 devices.  
With AC performance much faster than the EL31 and LVEL31  
devices, the EP31 is ideal for applications requiring the fastest AC  
performance available. Both set and reset inputs are asynchronous,  
level triggered signals. Data enters the master portion of the flipflop  
when CLK is low and is transferred to the slave, and thus the outputs,  
upon a positive transition of the CLK.  
http://onsemi.com  
MARKING DIAGRAMS*  
8
8
8
HEP31  
ALYW  
G
KEP31  
ALYW  
G
1
SOIC8  
D SUFFIX  
CASE 751  
Features  
1
1
The 100 Series contains temperature compensation.  
340 ps Typical Propagation Delay  
Maximum Frequency > 3 GHz Typical  
PECL Mode Operating Range:  
8
8
1
8
1
HP31  
KP31  
V
= 3.0 V to 5.5 V with V = 0 V  
CC  
EE  
ALYWG  
ALYWG  
TSSOP8  
DT SUFFIX  
CASE 948R  
G
G
NECL Mode Operating Range:  
= 0 V with V = 3.0 V to 5.5 V  
1
V
CC  
EE  
Open Input Default State  
Q Output Will Default LOW with Inputs Open or at V  
PbFree Packages are Available  
EE  
1
4
1
4
DFN8  
MN SUFFIX  
CASE 506AA  
H
K
= MC10  
= MC100  
A
L
= Assembly Location  
= Wafer Lot  
5O = MC10  
3J = MC100  
Y
W
G
= Year  
= Work Week  
= PbFree Package  
M
= Date Code  
(Note: Microdot may be in either location)  
*For additional marking information, refer to  
Application Note AND8002/D.  
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 7 of this data sheet.  
© Semiconductor Components Industries, LLC, 2006  
1
Publication Order Number:  
December, 2006 Rev. 9  
MC10EP31/D  

MC100EP31DTR2G 替代型号

型号 品牌 替代类型 描述 数据表
MC10EP31DTR2G ONSEMI

完全替代

3.3V / 5V ECL D Flip−Flop with Set and Reset
MC100EP31DTR2 ONSEMI

完全替代

D Flip Flop with Set and Reset
MC100EP31DTG ONSEMI

类似代替

3.3V / 5V ECL D Flip−Flop with Set and Reset

与MC100EP31DTR2G相关器件

型号 品牌 获取价格 描述 数据表
MC100EP31MNR4 ONSEMI

获取价格

3.3V / 5V ECL D Flip−Flop with Set and Reset
MC100EP31MNR4G ONSEMI

获取价格

3.3V / 5V ECL D Flip−Flop with Set and Reset
MC100EP32 ONSEMI

获取价格

3.3V 5V ECL / 2 Divider
MC100EP32D ONSEMI

获取价格

3.3V 5V ECL / 2 Divider
MC100EP32DG ONSEMI

获取价格

3.3V / 5V ECL ±2 Divider
MC100EP32DR2 ONSEMI

获取价格

3.3V 5V ECL / 2 Divider
MC100EP32DR2G ONSEMI

获取价格

3.3V / 5V ECL ±2 Divider
MC100EP32DT ONSEMI

获取价格

3.3V 5V ECL / 2 Divider
MC100EP32DTG ONSEMI

获取价格

3.3V / 5V ECL ±2 Divider
MC100EP32DTR2 ONSEMI

获取价格

3.3V 5V ECL / 2 Divider