5秒后页面跳转
MC100EP33DR2 PDF预览

MC100EP33DR2

更新时间: 2024-11-20 22:14:03
品牌 Logo 应用领域
安森美 - ONSEMI 预分频器多谐振动器逻辑集成电路光电二极管时钟
页数 文件大小 规格书
12页 83K
描述
3.3V 5VECL / 4 Divider

MC100EP33DR2 技术参数

是否Rohs认证:不符合生命周期:Obsolete
零件包装代码:SOIC包装说明:PLASTIC, SOIC-8
针数:8Reach Compliance Code:not_compliant
HTS代码:8542.39.00.01风险等级:5.52
Is Samacsys:N其他特性:NECL MODE: VCC = 0V WITH VEE = -3V TO -5.5V
系列:100EJESD-30 代码:R-PDSO-G8
JESD-609代码:e0长度:4.9 mm
逻辑集成电路类型:PRESCALER最大频率@ Nom-Sup:4000000000 Hz
数据/时钟输入次数:1功能数量:1
端子数量:8最高工作温度:85 °C
最低工作温度:-40 °C输出极性:COMPLEMENTARY
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP8,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):240
电源:-4.5 V最大电源电流(ICC):37 mA
传播延迟(tpd):0.44 ns认证状态:Not Qualified
座面最大高度:1.75 mm子类别:Prescaler/Multivibrators
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):3 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:ECL温度等级:INDUSTRIAL
端子面层:Tin/Lead (Sn80Pb20)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:3.9 mm
Base Number Matches:1

MC100EP33DR2 数据手册

 浏览型号MC100EP33DR2的Datasheet PDF文件第2页浏览型号MC100EP33DR2的Datasheet PDF文件第3页浏览型号MC100EP33DR2的Datasheet PDF文件第4页浏览型号MC100EP33DR2的Datasheet PDF文件第5页浏览型号MC100EP33DR2的Datasheet PDF文件第6页浏览型号MC100EP33DR2的Datasheet PDF文件第7页 
MC10EP33, MC100EP33  
3.3V / 5VĄECL B4 Divider  
The MC10/100EP33 is an integrated B4 divider. The differential  
clock inputs.  
The V pin, an internally generated voltage supply, is available to  
BB  
this device only. For single-ended input conditions, the unused  
differential input is connected to V as a switching reference voltage.  
BB  
http://onsemi.com  
MARKING DIAGRAMS*  
V
BB  
may also rebias AC coupled inputs. When used, decouple V  
BB  
and V via a 0.01 mF capacitor and limit current sourcing or sinking  
CC  
to 0.5 mA. When not used, V should be left open.  
BB  
The reset pin is asynchronous and is asserted on the rising edge.  
Upon power–up, the internal flip–flops will attain a random state; the  
reset allows for the synchronization of multiple EP33’s in a system.  
The 100 Series contains temperature compensation.  
8
8
8
HEP33  
ALYW  
KEP33  
ALYW  
1
SO–8  
D SUFFIX  
CASE 751  
320 ps Propagation Delay  
1
1
Maximum Frequency > 4 GHz Typical  
PECL Mode Operating Range: V = 3.0 V to 5.5 V  
CC  
8
1
8
1
8
with V = 0 V  
EE  
1
HP33  
ALYW  
KP33  
ALYW  
NECL Mode Operating Range: V = 0 V  
CC  
TSSOP–8  
DT SUFFIX  
CASE 948R  
with V = –3.0 V to –5.5 V  
EE  
Open Input Default State  
Safety Clamp on Inputs  
L = Wafer Lot  
Y = Year  
W = Work Week  
H = MC10  
K = MC100  
A = Assembly Location  
Q Output Will Default LOW with Inputs Open or at V  
EE  
V Output  
BB  
*For additional information, see Application Note  
AND8002/D  
ORDERING INFORMATION  
Device  
Package  
Shipping  
MC10EP33D  
SO–8  
98 Units/Rail  
MC10EP33DR2  
MC100EP33D  
MC100EP33DR2  
MC10EP33DT  
SO–8  
SO–8  
2500 Tape & Reel  
98 Units/Rail  
SO–8  
2500 Tape & Reel  
100 Units/Rail  
TSSOP–8  
MC10EP33DTR2 TSSOP–8 2500 Tape & Reel  
MC100EP33DT TSSOP–8 100 Units/Rail  
MC100EP33DTR2 TSSOP–8 2500 Tape & Reel  
Semiconductor Components Industries, LLC, 2002  
1
Publication Order Number:  
September, 2002 – Rev. 5  
MC10EP33/D  

MC100EP33DR2 替代型号

型号 品牌 替代类型 描述 数据表
MC100EP33D ONSEMI

完全替代

3.3V 5VECL / 4 Divider
SY100EP33VZG MICREL

功能相似

5V/3.3V 4GHz, ± 4 PECL/LVPECL DIVIDER

与MC100EP33DR2相关器件

型号 品牌 获取价格 描述 数据表
MC100EP33DR2G ONSEMI

获取价格

3.3V / 5V ECL ±4 Divider
MC100EP33DT ONSEMI

获取价格

3.3V 5VECL / 4 Divider
MC100EP33DTG ONSEMI

获取价格

3.3V / 5V ECL ±4 Divider
MC100EP33DTR2 ONSEMI

获取价格

3.3V 5VECL / 4 Divider
MC100EP33DTR2G ONSEMI

获取价格

3.3V / 5V ECL ±4 Divider
MC100EP33MNR4 ONSEMI

获取价格

3.3V / 5V ECL ±4 Divider
MC100EP33MNR4G ONSEMI

获取价格

3.3V / 5V ECL ±4 Divider
MC100EP35 ONSEMI

获取价格

3.3V / 5V ECL JK Flip−Flop
MC100EP35D ONSEMI

获取价格

3.3V / 5V ECL JK Flip−Flop
MC100EP35D ROCHESTER

获取价格

100E SERIES, POSITIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO8, SOIC-8