MC10EP31, MC100EP31
3.3V / 5VꢀECL D Flip−Flop
with Set and Reset
Description
The MC10/100EP31 is a D flip−flop with set and reset. The device
is pin and functionally equivalent to the EL31 and LVEL31 devices.
With AC performance much faster than the EL31 and LVEL31
devices, the EP31 is ideal for applications requiring the fastest AC
performance available. Both set and reset inputs are asynchronous,
level triggered signals. Data enters the master portion of the flip−flop
when CLK is low and is transferred to the slave, and thus the outputs,
upon a positive transition of the CLK.
http://onsemi.com
MARKING DIAGRAMS*
8
8
8
HEP31
ALYW
G
KEP31
ALYW
G
1
SOIC−8
D SUFFIX
CASE 751
Features
1
1
The 100 Series contains temperature compensation.
• 340 ps Typical Propagation Delay
• Maximum Frequency > 3 GHz Typical
• PECL Mode Operating Range:
8
8
1
8
1
HP31
KP31
V
= 3.0 V to 5.5 V with V = 0 V
CC
EE
ALYWG
ALYWG
TSSOP−8
DT SUFFIX
CASE 948R
G
G
• NECL Mode Operating Range:
= 0 V with V = −3.0 V to −5.5 V
1
V
CC
EE
• Open Input Default State
• Q Output Will Default LOW with Inputs Open or at V
• Pb−Free Packages are Available
EE
1
4
1
4
DFN8
MN SUFFIX
CASE 506AA
H
K
= MC10
= MC100
A
L
= Assembly Location
= Wafer Lot
5O = MC10
3J = MC100
Y
W
G
= Year
= Work Week
= Pb−Free Package
M
= Date Code
(Note: Microdot may be in either location)
*For additional marking information, refer to
Application Note AND8002/D.
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 7 of this data sheet.
© Semiconductor Components Industries, LLC, 2006
1
Publication Order Number:
December, 2006 − Rev. 9
MC10EP31/D