MC100EP29

更新时间： 2024-11-21 05:22:27

品牌	Logo	应用领域
安森美 - ONSEMI		触发器时钟
页数	文件大小	规格书
11页	173K
描述
3.3V / 5V ECL Dual Differential Data and Clock D Flip−Flop With Set and Reset

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

MC100EP29 数据手册

MC10EP29, MC100EP29

3.3V / 5VꢀECL Dual

Differential Data and Clock

D Flip−Flop With Set and

Reset

http://onsemi.com

MARKING

Description

The MC10/100EP29 is a dual master−slave flip−flop. The device

features fully differential Data and Clock inputs as well as outputs.

The MC10/100EP29 is functionally equivalent to the

MC10/100EL29. Data enters the master latch when the clock is LOW

and transfers to the slave upon a positive transition on the clock input.

The differential inputs have special circuitry which ensures device

stability under open input conditions. When both differential inputs

DIAGRAM*

XXXX

EP29

ALYWG

are left open the D input will pull down to V and the D input will

TSSOP−20

DT SUFFIX

CASE 948E

bias around V /2. The outputs will go to a defined state, however the

state will be random based on how the flip flop powers up.

Both flip flops feature asynchronous, overriding Set and Reset

inputs. Note that the Set and Reset inputs cannot both be HIGH

simultaneously.

XXXX

EP29

ALYWG

The V pin, an internally generated voltage supply, is available to

this device only. For single-ended input conditions, the unused

QFN−20

differential input is connected to V as a switching reference voltage.

MN SUFFIX

CASE 485E

may also rebias AC coupled inputs. When used, decouple V

and V via a 0.01 mF capacitor and limit current sourcing or sinking

to 0.5 mA. When not used, V should be left open.

The 100 Series contains temperature compensation.

xxx

= MC10 or 100

= Assembly Location

= Wafer Lot

= Year

= Work Week

= Pb−Free Package

Features

• Maximum Frequency > 3 GHz Typical

• 500 ps Typical Propagation Delays

(Note: Microdot may be in either location)

• PECL Mode Operating Range: V = 3.0 V to 5.5 V

*For additional marking information, refer to

Application Note AND8002/D.

with V = 0 V

• NECL Mode Operating Range: V = 0 V

with V = −3.0 V to −5.5 V

ORDERING INFORMATION

See detailed ordering and shipping information in the package

dimensions section on page 8 of this data sheet.

• Open Input Default State

• Safety Clamp on Inputs

• These are Pb−Free Devices

Semiconductor Components Industries, LLC, 2006

Publication Order Number:

December, 2006 − Rev. 4

MC10EP29/D

12 3 4 5 6 7...11

中文翻译

下载PDF

与MC100EP29相关器件

型号	品牌	获取价格	描述	数据表
MC100EP29DT	ONSEMI	获取价格	3.3V / 5V ECL Dual Differential Data and Clock D Flip-Flop With Set and Reset
MC100EP29DTG	ONSEMI	获取价格	3.3V / 5V ECL Dual Differential Data and Clock D Flip−Flop With Set and Reset
MC100EP29DTR2	ONSEMI	获取价格	3.3V / 5V ECL Dual Differential Data and Clock D Flip-Flop With Set and Reset
MC100EP29DTR2G	ONSEMI	获取价格	3.3V / 5V ECL Dual Differential Data and Clock D Flip−Flop With Set and Reset
MC100EP29MNG	ONSEMI	获取价格	3.3V / 5V ECL Dual Differential Data and Clock D Flip−Flop With Set and Reset
MC100EP29MNTXG	ONSEMI	获取价格	3.3V / 5V ECL Dual Differential Data and Clock D Flip−Flop With Set and Reset
MC100EP31	ONSEMI	获取价格	3.3V / 5V ECL D Flip−Flop with Set and Reset
MC100EP31D	ONSEMI	获取价格	D Flip Flop with Set and Reset
MC100EP31DG	ONSEMI	获取价格	3.3V / 5V ECL D Flip−Flop with Set and Reset
MC100EP31DR2	ONSEMI	获取价格	D Flip Flop with Set and Reset

与MC100EP29相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

31
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

22
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

51
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

50

产品中心

服务支持

精选活动

关于我们

帮助中心

MC100EP29

MC100EP29 数据手册

与MC100EP29相关器件

与MC100EP29相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

MC100EP29

MC100EP29 数据手册

与MC100EP29相关器件

与MC100EP29相关文章

您还可以找

您在本页遇到什么问题？