5秒后页面跳转
M74HC109M1R PDF预览

M74HC109M1R

更新时间: 2024-11-24 22:06:55
品牌 Logo 应用领域
意法半导体 - STMICROELECTRONICS 触发器
页数 文件大小 规格书
11页 251K
描述
DUAL J-K FLIP FLOP WITH PRESET AND CLEAR

M74HC109M1R 技术参数

是否无铅: 含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:SOIC
包装说明:SOP, SOP16,.25针数:16
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.43系列:HC/UH
JESD-30 代码:R-PDSO-G16JESD-609代码:e4
长度:9.9 mm负载电容(CL):50 pF
逻辑集成电路类型:J-KBAR FLIP-FLOP最大频率@ Nom-Sup:21000000 Hz
最大I(ol):0.004 A位数:2
功能数量:2端子数量:16
最高工作温度:125 °C最低工作温度:-55 °C
输出极性:COMPLEMENTARY封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP16,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
包装方法:TUBE峰值回流温度(摄氏度):NOT SPECIFIED
电源:2/6 V传播延迟(tpd):225 ns
认证状态:Not Qualified座面最大高度:1.75 mm
子类别:FF/Latches最大供电电压 (Vsup):6 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):4.5 V
表面贴装:YES技术:CMOS
温度等级:MILITARY端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
触发器类型:POSITIVE EDGE宽度:3.9 mm
最小 fmax:25 MHzBase Number Matches:1

M74HC109M1R 数据手册

 浏览型号M74HC109M1R的Datasheet PDF文件第2页浏览型号M74HC109M1R的Datasheet PDF文件第3页浏览型号M74HC109M1R的Datasheet PDF文件第4页浏览型号M74HC109M1R的Datasheet PDF文件第5页浏览型号M74HC109M1R的Datasheet PDF文件第6页浏览型号M74HC109M1R的Datasheet PDF文件第7页 
M54HC109  
M74HC109  
DUAL J-K FLIP FLOP WITH PRESET AND CLEAR  
.
.
.
.
.
.
.
.
HIGH SPEED  
MAX = 63 MHz (TYP.) AT VCC = 5 V  
LOW POWER DISSIPATION  
CC = 2 µA (MAX.) AT TA = 25 °C  
HIGH NOISE IMMUNITY  
NIH = VNIL = 28 % VCC (MIN.)  
OUTPUT DRIVE CAPABILITY  
10 LSTTL LOADS  
SYMMETRICAL OUTPUT IMPEDANCE  
IOH = IOL = 4 mA (MIN.)  
BALANCED PROPAGATION DELAYS  
tPLH = tPHL  
WIDE OPERATING VOLTAGE RANGE  
VCC (OPR) = 2 V TO 6 V  
PIN AND FUNCTION COMPATIBLE  
WITH 54/74LS109  
f
I
V
B1R  
(Plastic Package)  
F1R  
(Ceramic Package)  
M1R  
(Micro Package)  
C1R  
(Chip Carrier)  
ORDER CODES :  
M54HC109F1R  
M74HC109B1R  
M74HC109M1R  
M74HC109C1R  
DESCRIPTION  
The M54/74HC109 is a high speed CMOS DUAL J-  
K FLIP-FLOP WITH PRESET AND CLEAR fabri-  
cated in silicon gate C2MOS technology.  
PIN CONNECTIONS (top view)  
It has the same high speed performance of LSTTL  
combined with true CMOS low power consumption.  
In accordance with the logic level on the J and K  
input is device changes state on positive going tran-  
sitions of the clock pulse. CLEAR and PRESET are  
independent of the clock and accomplished bya low  
logic level on the corresponding input.  
All inputs are equipped with protection circuits  
against static discharge and transient excess volt-  
age.  
INPUT AND OUTPUT EQUIVALENT CIRCUIT  
NC =  
No Internal  
Connection  
December 1992  
1/11  

与M74HC109M1R相关器件

型号 品牌 获取价格 描述 数据表
M74HC109P MITSUBISHI

获取价格

J-K Flip-Flop, 2-Func, Positive Edge Triggered, CMOS, PDIP16
M74HC109RM13TR STMICROELECTRONICS

获取价格

DUAL J-K FLIP FLOP WITH PRESET AND CLEAR
M74HC109TTR STMICROELECTRONICS

获取价格

DUAL J-K FLIP FLOP WITH PRESET AND CLEAR
M74HC10B1 STMICROELECTRONICS

获取价格

TRIPLE 3-INPUT NAND GATE
M74HC10B1R STMICROELECTRONICS

获取价格

TRIPLE 3-INPUT NAND GATE
M74HC10C1R STMICROELECTRONICS

获取价格

TRIPLE 3-INPUT NAND GATE
M74HC10M1R STMICROELECTRONICS

获取价格

TRIPLE 3-INPUT NAND GATE
M74HC10RM13TR STMICROELECTRONICS

获取价格

TRIPLE 3-INPUT NAND GATE
M74HC10TTR STMICROELECTRONICS

获取价格

TRIPLE 3-INPUT NAND GATE
M74HC11 STMICROELECTRONICS

获取价格

TRIPLE 3-INPUT AND GATE