5秒后页面跳转
M74HC112RM13TR PDF预览

M74HC112RM13TR

更新时间: 2024-10-01 05:10:59
品牌 Logo 应用领域
意法半导体 - STMICROELECTRONICS 触发器
页数 文件大小 规格书
12页 410K
描述
DUAL J-K FLIP FLOP WITH PRESET AND CLEAR

M74HC112RM13TR 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:SOIC包装说明:SOP, SOP16,.25
针数:16Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.29
系列:HC/UHJESD-30 代码:R-PDSO-G16
JESD-609代码:e4长度:9.9 mm
负载电容(CL):50 pF逻辑集成电路类型:J-K FLIP-FLOP
最大频率@ Nom-Sup:27000000 Hz最大I(ol):0.004 A
湿度敏感等级:1位数:2
功能数量:2端子数量:16
最高工作温度:125 °C最低工作温度:-55 °C
输出极性:COMPLEMENTARY封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP16,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
包装方法:TAPE AND REEL峰值回流温度(摄氏度):260
电源:2/6 V传播延迟(tpd):190 ns
认证状态:Not Qualified座面最大高度:1.75 mm
子类别:FF/Latches最大供电电压 (Vsup):6 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):4.5 V
表面贴装:YES技术:CMOS
温度等级:MILITARY端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
触发器类型:NEGATIVE EDGE宽度:3.9 mm
最小 fmax:32 MHz

M74HC112RM13TR 数据手册

 浏览型号M74HC112RM13TR的Datasheet PDF文件第2页浏览型号M74HC112RM13TR的Datasheet PDF文件第3页浏览型号M74HC112RM13TR的Datasheet PDF文件第4页浏览型号M74HC112RM13TR的Datasheet PDF文件第5页浏览型号M74HC112RM13TR的Datasheet PDF文件第6页浏览型号M74HC112RM13TR的Datasheet PDF文件第7页 
M74HC112  
DUAL J-K FLIP FLOP WITH PRESET AND CLEAR  
HIGH SPEED :  
= 79MHz (TYP.) at V = 6V  
f
MAX  
CC  
LOW POWER DISSIPATION:  
=2µA(MAX.) at T =25°C  
I
CC  
A
HIGH NOISE IMMUNITY:  
= V = 28 % V (MIN.)  
V
NIH  
NIL  
CC  
DIP  
SOP  
TSSOP  
T & R  
SYMMETRICAL OUTPUT IMPEDANCE:  
|I | = I = 4mA (MIN)  
OH  
OL  
BALANCED PROPAGATION DELAYS:  
t
t
ORDER CODES  
PACKAGE  
PLH  
PHL  
WIDE OPERATING VOLTAGE RANGE:  
(OPR) = 2V to 6V  
TUBE  
V
CC  
DIP  
SOP  
M74HC112B1R  
M74HC112M1R  
PIN AND FUNCTION COMPATIBLE WITH  
74 SERIES 112  
M74HC112RM13TR  
M74HC112TTR  
TSSOP  
DESCRIPTION  
The M74HC112 is an high speed CMOS DUAL  
J-K FLIP-FLOP WITH PRESET AND CLEAR  
fabricated with silicon gate C MOS technology.  
The M74HC112 dual JK flip-flop features  
individual J, K, clock, and asynchronous set and  
clear inputs for each flip-flop. When the clock goes  
high, the inputs are enabled and data will be  
accepted. The logic level of the J and K inputs  
may be allowed to change when the clock pulse is  
high and the bistable will function as shown in the  
truth table. Input data is transferred to the input on  
the negative going edge of the clock pulse.  
All inputs are equipped with protection circuits  
against static discharge and transient excess  
voltage.  
2
PIN CONNECTION AND IEC LOGIC SYMBOLS  
July 2001  
1/12  

M74HC112RM13TR 替代型号

型号 品牌 替代类型 描述 数据表
MC74HC112ADG ONSEMI

功能相似

Dual J-K Flip-Flop with Set and Reset High−Performance Silicon−Gate CMOS
MC74HC112ADR2G ONSEMI

功能相似

Dual J-K Flip-Flop with Set and Reset High−Performance Silicon−Gate CMOS

与M74HC112RM13TR相关器件

型号 品牌 获取价格 描述 数据表
M74HC112TTR STMICROELECTRONICS

获取价格

DUAL J-K FLIP FLOP WITH PRESET AND CLEAR
M74HC113 STMICROELECTRONICS

获取价格

DUAL J-K FLIP FLOP WITH PRESET
M74HC113B1N STMICROELECTRONICS

获取价格

HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP14, PL
M74HC113B1R STMICROELECTRONICS

获取价格

DUAL J-K FLIP FLOP WITH PRESET
M74HC113C1 STMICROELECTRONICS

获取价格

HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PQCC20, PL
M74HC113C1R STMICROELECTRONICS

获取价格

DUAL J-K FLIP FLOP WITH PRESET
M74HC113M1 STMICROELECTRONICS

获取价格

HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14, MI
M74HC113M1R STMICROELECTRONICS

获取价格

DUAL J-K FLIP FLOP WITH PRESET
M74HC113TTR STMICROELECTRONICS

获取价格

HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14, TS
M74HC11B1R STMICROELECTRONICS

获取价格

TRIPLE 3-INPUT AND GATE