Datasheet > M74HC11

M74HC11

更新时间： 2024-09-30 22:46:35

品牌	Logo	应用领域
意法半导体 - STMICROELECTRONICS		输入元件
页数	文件大小	规格书
8页	180K
描述
TRIPLE 3-INPUT AND GATE

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

M74HC11 数据手册

M74HC11

TRIPLE 3-INPUT AND GATE

■

HIGH SPEED:

= 9ns (TYP.) at V = 6V

LOW POWER DISSIPATION:

= 1µA(MAX.) at T =25°C

HIGH NOISE IMMUNITY:

= V = 28 % V (MIN.)

NIH

NIL

DIP

SOP

TSSOP

T & R

SYMMETRICAL OUTPUT IMPEDANCE:

|I | = I = 4mA (MIN)

BALANCED PROPAGATION DELAYS:

ORDER CODES

PACKAGE

PLH

PHL

WIDE OPERATING VOLTAGE RANGE:

(OPR) = 2V to 6V

TUBE

DIP

SOP

M74HC11B1R

M74HC11M1R

PIN AND FUNCTION COMPATIBLE WITH

74 SERIES 11

M74HC11RM13TR

M74HC11TTR

TSSOP

DESCRIPTION

The M74HC11 is an high speed CMOS TRIPLE

3-INPUT AND GATE fabricated with silicon gate

C MOS technology.

All inputs are equipped with protection circuits

against static discharge and transient excess

voltage.

The internal circuit is composed of 4 stages

including buffer output, which enables high noise

immunity and stable output.

PIN CONNECTION AND IEC LOGIC SYMBOLS

August 2001

1/8

12 3 4 5 6 7 8

中文翻译

下载PDF

与M74HC11相关器件

型号	品牌	获取价格	描述	数据表
M74HC112	STMICROELECTRONICS	获取价格	DUAL J-K FLIP FLOP WITH PRESET AND CLEAR
M74HC112_01	STMICROELECTRONICS	获取价格	DUAL J-K FLIP FLOP WITH PRESET AND CLEAR
M74HC112B1R	STMICROELECTRONICS	获取价格	DUAL J-K FLIP FLOP WITH PRESET AND CLEAR
M74HC112C1	STMICROELECTRONICS	获取价格	暂无描述
M74HC112C1R	STMICROELECTRONICS	获取价格	DUAL J-K FLIP FLOP WITH PRESET AND CLEAR
M74HC112M1	STMICROELECTRONICS	获取价格	暂无描述
M74HC112M1R	STMICROELECTRONICS	获取价格	DUAL J-K FLIP FLOP WITH PRESET AND CLEAR
M74HC112P	MITSUBISHI	获取价格	J-K Flip-Flop, 2-Func, Negative Edge Triggered, CMOS, PDIP16
M74HC112RM13TR	STMICROELECTRONICS	获取价格	DUAL J-K FLIP FLOP WITH PRESET AND CLEAR
M74HC112TTR	STMICROELECTRONICS	获取价格	DUAL J-K FLIP FLOP WITH PRESET AND CLEAR