Datasheet > IS65WV102416EALL

IS65WV102416EALL

更新时间： 2024-01-02 18:21:22

品牌	Logo	应用领域
美国芯成 - ISSI		/
页数	文件大小	规格书
15页	1056K
描述
TTL compatible interface levels

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

IS65WV102416EALL 数据手册

IS62/65WV102416EALL

IS62/65WV102416EBLL

JANUARY 2015

1Mx16 LOW VOLTAGE,

ULTRA LOW POWER CMOS STATIC RAM

KEY FEATURES

DESCRIPTION

The IS62WV102416EALL/BLL and



High-speed access time: 45ns, 55ns



CMOS low power operation

– 30 mW (typical) operating

– 12 µW (typical) CMOS standby

TTL compatible interface levels

IS65WV102416EALL/BLL are Low Power, 16M bit

static RAMs organized as 1024K words by 16bits. It is

fabricated using

's high-performance CMOS



technology. This highly reliable process coupled with

innovative circuit design techniques, yields high-

performance and low power consumption devices.

Single power supply

–1.65V—1.98V Vdd (62/65WV102416EALL)

– 2.2V--3.6V Vdd (62/65WV102416EBLL)

Data control for upper and lower bytes

Industrial and Automotive temperature support

When

(deselected) or when

and are HIGH, the device assumes a standby

is HIGH (deselected) or when CS2 is low



is low , CS2 is high and both

mode at which the power dissipation can be reduced

down with CMOS input levels.

Easy memory expansion is provided by using Chip

Enable and Output Enable inputs. The active LOW

Write Enable

the memory. A data byte allows Upper Byte

Lower Byte ( access.

The IS62WV102416EALL/BLL and

controls both writing and reading of

and

IS65WV102416EALL/BLL are packaged in the JEDEC

standard 48-pin BGA (6mm x 8mm).

BLOCK DIAGRAM

without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to

obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can

reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such

applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:

a.) the risk of injury or damage has been minimized;

b.) the user assume all such risks; and

c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances

Integrated Silicon Solution, Inc.- www.issi.com

Rev. A

12/12/2014

12 3 4 5 6 7...15

中文翻译

下载PDF

与IS65WV102416EALL相关器件

型号	品牌	获取价格	描述	数据表
IS65WV102416EALL-55BA3	ISSI	获取价格	Standard SRAM, 1MX16, 55ns, CMOS, PBGA48, 6 X 8 MM, MO-207, VFBGA-48
IS65WV102416EALL-55BLA3	ISSI	获取价格	Standard SRAM, 1MX16, 55ns, CMOS, PBGA48, 6 X 8 MM, LEAD FREE, MO-207, VFBGA-48
IS65WV102416EBLL	ISSI	获取价格	TTL compatible interface levels
IS65WV102416EBLL-55BLA3	ISSI	获取价格	Standard SRAM, 1MX16, 55ns, CMOS, PBGA48, 6 X 8 MM, LEAD FREE, MO-207, VFBGA-48
IS65WV102416FALL-55BLA3	ISSI	获取价格	Standard SRAM, 1MX16, 55ns, CMOS, PBGA48, MINIBGA-48
IS65WV102416FALL-55CTLA3	ISSI	获取价格	Standard SRAM, 1MX16, 55ns, CMOS, PDSO48, TSOP1-48
IS65WV10248BLL	ISSI	获取价格	Data control for upper and lower bytes
IS65WV10248DALL	ISSI	获取价格	TTL compatible interface levels
IS65WV10248EALL	ISSI	获取价格	Data control for upper and lower bytes
IS65WV10248EBLL-45CTLA3	ISSI	获取价格	Standard SRAM, 1MX8, 45ns, CMOS, PDSO44, 0.400 INCH, LEAD FREE, TSOP2-44

与IS65WV102416EALL相关文章

BSS138LT3G：一款高效能N沟道MOSFET的全面解析
2024-07-04

4
解读EGP10B二极管资料手册：产品特性、参数分析
2024-07-04

3
RT9164AGG手册资料详解：引脚信息、设计指南
2024-07-04

3
2SA1037KPT资料详解：产品特性、电气参数、设计指南
2024-07-04

5

产品中心

服务支持

精选活动

关于我们

帮助中心

IS65WV102416EALL

IS65WV102416EALL 数据手册

与IS65WV102416EALL相关器件

与IS65WV102416EALL相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

IS65WV102416EALL

IS65WV102416EALL 数据手册

与IS65WV102416EALL相关器件

与IS65WV102416EALL相关文章

您还可以找

您在本页遇到什么问题？