5秒后页面跳转
IS65WV12816BLL-55B2A3 PDF预览

IS65WV12816BLL-55B2A3

更新时间: 2024-02-13 18:31:45
品牌 Logo 应用领域
美国芯成 - ISSI 静态存储器
页数 文件大小 规格书
17页 383K
描述
Standard SRAM, 128KX16, 55ns, CMOS, PBGA48, 6 X 8 MM, MINI, BGA-48

IS65WV12816BLL-55B2A3 数据手册

 浏览型号IS65WV12816BLL-55B2A3的Datasheet PDF文件第2页浏览型号IS65WV12816BLL-55B2A3的Datasheet PDF文件第3页浏览型号IS65WV12816BLL-55B2A3的Datasheet PDF文件第4页浏览型号IS65WV12816BLL-55B2A3的Datasheet PDF文件第5页浏览型号IS65WV12816BLL-55B2A3的Datasheet PDF文件第6页浏览型号IS65WV12816BLL-55B2A3的Datasheet PDF文件第7页 
IS65WV12816ALL  
IS65WV12816BLL  
MARCH 2013  
128K x 16 LOW VOLTAGE,  
ULTRA LOW POWER CMOS STATIC RAM  
DESCRIPTION  
FEATURES  
The ISSI IS65WV12816ALL/ IS65WV12816BLL are  
high-speed, 2M bit static RAMs organized as 128K words  
by 16 bits. It is fabricated using ISSI's high-performance  
CMOS technology. This highly reliable process coupled  
with innovative circuit design techniques, yields high-  
performance and low power consumption devices.  
• High-speed access time: 55ns, 70ns  
• CMOS low power operation:  
36 mW (typical) operating  
9 µW (typical) CMOS standby  
• TTL compatible interface levels  
• Single power supply:  
When CS1 is HIGH (deselected) or when CS2 is LOW  
(deselected) or when CS1 is LOW, CS2 is HIGH and both  
LBandUBareHIGH, thedeviceassumesastandbymode  
at which the power dissipation can be reduced down with  
CMOS input levels.  
1.65V to 2.2V Vdd (65WV12816ALL)  
2.5V to 3.6V Vdd (65WV12816BLL)  
• Fully static operation: no clock or refresh  
Easymemory expansion is provided byusing Chip Enable  
and Output Enable inputs. The active LOW Write Enable  
(WE) controls both writing and reading of the memory. A  
data byte allows Upper Byte (UB) and Lower Byte (LB)  
access.  
required  
• Three state outputs  
• Data control for upper and lower bytes  
• 2CS Option Available  
Temperature Offerings:  
The IS65WV12816ALL and IS65WV12816BLL are  
packged in the JEDEC standard 48-pin mini BGA (6mm  
x 8mm) and 44-Pin TSOP (TYPE II).  
Option A: 0 to 70oC  
Option A1: 40 to +85oC  
Option A2: 40 to +105oC  
Option A3: 40 to +125oC  
• Lead-free available  
FUNCTIONAL BLOCK DIAGRAM  
128K x 16  
MEMORY ARRAY  
A0-A16  
DECODER  
VDD  
GND  
I/O0-I/O7  
Lower Byte  
I/O  
DATA  
CIRCUIT  
COLUMN I/O  
I/O8-I/O15  
Upper Byte  
CS2  
CS1  
OE  
WE  
UB  
CONTROL  
CIRCUIT  
LB  
Copyright © 2013 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no  
liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on  
any published information and before placing orders for products.  
Integrated Silicon Solution, Inc. — www.issi.com — 1-800-379-4774  
1
Rev. C  
03/6/13  

与IS65WV12816BLL-55B2A3相关器件

型号 品牌 获取价格 描述 数据表
IS65WV12816BLL-55BA ISSI

获取价格

Standard SRAM, 128KX16, 55ns, CMOS, PBGA48, 6 X 8 MM, MINI, BGA-48
IS65WV12816BLL-55BA1 ISSI

获取价格

Standard SRAM, 128KX16, 55ns, CMOS, PBGA48, 6 X 8 MM, MINI, BGA-48
IS65WV12816BLL-55BA2 ISSI

获取价格

Standard SRAM, 128KX16, 55ns, CMOS, PBGA48, 6 X 8 MM, MINI, BGA-48
IS65WV12816BLL-55BA3 ISSI

获取价格

Standard SRAM, 128KX16, 55ns, CMOS, PBGA48, 6 X 8 MM, MINI, BGA-48
IS65WV12816BLL-55TA ISSI

获取价格

128KX16 STANDARD SRAM, 55ns, PDSO44, PLASTIC, TSOP2-44
IS65WV12816BLL-55TA1 ISSI

获取价格

128KX16 STANDARD SRAM, 55ns, PDSO44, PLASTIC, TSOP2-44
IS65WV12816BLL-55TA2 ISSI

获取价格

128KX16 STANDARD SRAM, 55ns, PDSO44, PLASTIC, TSOP2-44
IS65WV12816BLL-55TA3 ISSI

获取价格

128KX16 STANDARD SRAM, 55ns, PDSO44, PLASTIC, TSOP2-44
IS65WV12816BLL-55TLA3 ISSI

获取价格

Standard SRAM, 128KX16, 55ns, CMOS, PDSO44, LEAD FREE, PLASTIC, TSOP2-44
IS65WV12816BLL-55TLA3-TR ISSI

获取价格

Standard SRAM, 128KX16, 55ns, CMOS, PDSO44, LEAD FREE, TSOP2-44