®
IS61SF6436
ISSI
APRIL 2001
64K x 36 SYNCHRONOUS
FLOW-THROUGH STATIC RAM
FEATURES
DESCRIPTION
The ISSI IS61SF6436 is a high-speed, low-power synchro-
nous static RAM designed to provide a burstable, high-
performance, secondary cache for the i486™, Pentium™,
680X0™, and PowerPC™ microprocessors. It is organized
as 65,536 words by 36 bits, fabricated with ISSI's advanced
CMOStechnology.Thedeviceintegratesa2-bitburstcounter,
high-speed SRAM core, and high-drive capability outputs into
asinglemonolithiccircuit.Allsynchronousinputspassthrough
registers controlled by a positive-edge-triggered single clock
input.
• Fast access times: 8.5 ns, 9 ns, 10 ns
• Internal self-timed write cycle
• Individual Byte Write Control and Global Write
• Clock controlled, registered address, data and
control
• Pentium™ or linear burst sequence control
using MODE input
• Three chip enables for simple depth expansion
and address pipelining
Write cycles are internally self-timed and are initiated by the
rising edge of the clock input. Write cycles can be from one to
four bytes wide as controlled by the write control inputs.
• Common data inputs and data outputs
• Power-down control by ZZ input
• JEDEC 100-Pin TQFP and PQFP package
• Single +3.3V power supply
Separate byte enables allow individual bytes to be written.
BW1 controls DQP1 and DQ1-DQ8, BW2 controls DQP2 and
DQ9-DQ16, BW3 controls DQP3 and DQ17-DQ24, BW4
controls DQP4 and DQ25-DQ32, conditioned by BWE being
LOW. A LOW on GW input would cause all bytes to be written.
• Two Clock enables and one Clock disable to
eliminate multiple bank bus contention.
• Control pins mode upon power-up:
– MODE in interleave burst mode
– ZZ in normal operation mode
Bursts can be initiated with either ADSP (Address Status
Processor) or ADSC (Address Status Cache Controller) input
pins. Subsequent burst addresses can be generated inter-
nally by the IS61SF6436 and controlled by the ADV (burst
address advance) input pin.
These control pins can be connected to GNDQ
or VCCQ to alter their power-up state
Asynchronoussignalsincludeoutputenable(OE),sleepmode
input(ZZ), clock(CLK)andburstmodeinput(MODE). AHIGH
input on the ZZ pin puts the SRAM in the power-down state.
When ZZ is pulled LOW (or no connect), the SRAM normally
operates after three cycles of the wake-up period. A LOW
input, i.e., GNDQ, on MODE pin selects LINEAR Burst. A VCCQ
(or no connect) on MODE pin selects INTERLEAVED Burst.
ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any
errors which may appear in this publication. © Copyright 2001, Integrated Silicon Solution, Inc.
Integrated Silicon Solution, Inc. — 1-800-379-4774
1
Rev. A
04/17/01