Datasheet > IS61SP12832-133TQ

IS61SP12832-133TQ

更新时间： 2024-09-15 22:55:31

品牌	Logo	应用领域
其他 - ETC		/
页数	文件大小	规格书
14页	491K
描述
128K x 32 SYNCHRONOUS PIPELINED STATIC RAM

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

IS61SP12832-133TQ 数据手册

浏览型号IS61SP12832-133TQ的Datasheet PDF文件第2页

浏览型号IS61SP12832-133TQ的Datasheet PDF文件第3页

浏览型号IS61SP12832-133TQ的Datasheet PDF文件第4页

浏览型号IS61SP12832-133TQ的Datasheet PDF文件第5页

浏览型号IS61SP12832-133TQ的Datasheet PDF文件第6页

IS61SP12832

128K x 32 SYNCHRONOUS

PIPELINED STATIC RAM

FEATURES

DESCRIPTION

The ICSI IS61SP12832 is a high-speed, low-power synchro-

nous static RAM designed to provide a burstable, high-perfor-

mance, secondary cache for the Pentium™, 680X0™, and

PowerPC™ microprocessors. It is organized as 131,072

words by 32 bits, fabricated with ICSI's advanced CMOS

technology. The device integrates a 2-bit burst counter, high-

speed SRAM core, and high-drive capability outputs into a

single monolithic circuit. All synchronous inputs pass through

registers controlled by a positive-edge-triggered single clock

input.

• Internal self-timed write cycle

• Individual Byte Write Control and Global Write

• Clock controlled, registered address, data and

control

• Pentium™ or linear burst sequence control

using MODE input

• Three chip enables for simple depth expansion

and address pipelining

• Common data inputs and data outputs

• JEDEC 100-Pin LQFP and

119-pin PBGA package

• Single +3.3V, +10%, –5% power supply

• Power-down snooze mode

Write cycles are internally self-timed and are initiated by the

rising edge of the clock input. Write cycles can be from one to

four bytes wide as controlled by the write control inputs.

Separate byte enables allow individual bytes to be written.

BW1 controls DQa, BW2 controls DQb, BW3 controls DQc,

BW4 controls DQd, conditioned by BWE being LOW. A LOW

on GW input would cause all bytes to be written.

Bursts can be initiated with either ADSP (Address Status

Processor) or ADSC (Address Status Cache Controller) input

pins. Subsequent burst addresses can be generated internally

by the IS61SP12832 and controlled by the ADV (burst address

advance) input pin.

The mode pin is used to select the burst sequence order,

Linear burst is achieved when this pin is tied LOW. Interleave

burst is achieved when this pin is tied HIGH or left floating.

FAST ACCESS TIME

Symbol

Parameter

-166

3.5

-150

3.8

6.7

-133

7.5

133

-117

8.5

117

-5

100

Units

tKQ

Clock Access Time

Cycle Time

tKC

Frenquency

166

150

MHz

ICSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors

Integrated Circuit Solution Inc.

SSR011-0B

12 3 4 5 6 7...14

中文翻译

下载PDF

与IS61SP12832-133TQ相关器件

型号	品牌	获取价格	描述	数据表
IS61SP12832-133TQI	ETC	获取价格	x32 Fast Synchronous SRAM
IS61SP12832-150B	ICSI	获取价格	Standard SRAM, 128KX32, 3.8ns, CMOS, PQFP100,
IS61SP12832-150TQ	ICSI	获取价格	Standard SRAM, 128KX32, 3.8ns, CMOS, PBGA119,
IS61SP12832-150TQI	ETC	获取价格	x32 Fast Synchronous SRAM
IS61SP12832-166B	ICSI	获取价格	Standard SRAM, 128KX32, 3.5ns, CMOS, PQFP100,
IS61SP12832-166TQ	ETC	获取价格	128K x 32 SYNCHRONOUS PIPELINED STATIC RAM
IS61SP12832-166TQI	ISSI	获取价格	Cache SRAM, 128KX32, 3.5ns, CMOS, PQFP100, TQFP-100
IS61SP12832-200TQ	ISSI	获取价格	Cache SRAM, 128KX32, 3.1ns, CMOS, PQFP100, TQFP-100
IS61SP12832-5B	ETC	获取价格	128K x 32 SYNCHRONOUS PIPELINED STATIC RAM
IS61SP12832-5TQ	ETC	获取价格	128K x 32 SYNCHRONOUS PIPELINED STATIC RAM

与IS61SP12832-133TQ相关文章

摩尔斯微电子在美国约书亚树国家公园测试 Wi-Fi HaLow
2024-09-18

8
贸泽上架Tallysman TW5386智能GNSS天线
2024-09-18

7
SL74HC10N：高性能三输入与非门解析
2024-09-03

90
AIC1781A 电池充电控制器深度解析
2024-09-03

80

产品中心

服务支持

精选活动

关于我们

帮助中心

IS61SP12832-133TQ

IS61SP12832-133TQ 数据手册

与IS61SP12832-133TQ相关器件

与IS61SP12832-133TQ相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

IS61SP12832-133TQ

IS61SP12832-133TQ 数据手册

与IS61SP12832-133TQ相关器件

与IS61SP12832-133TQ相关文章

您还可以找

您在本页遇到什么问题？