Datasheet > IDT74ALVCH373Q

IDT74ALVCH373Q

更新时间： 2024-09-15 23:58:19

品牌	Logo	应用领域
其他 - ETC		/
页数	文件大小	规格书
6页	89K
描述
LATCH\|SINGLE\|8-BIT\|AVC/ALVC-CMOS\|SSOP\|20PIN\|PLASTIC

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

IDT74ALVCH373Q 数据手册

IDT74ALVCH373

3.3VCMOSOCTALTRANSPARENTD-TYPELATCH

INDUSTRIALTEMPERATURERANGE

3.3V CMOS OCTAL

IDT74ALVCH373

TRANSPARENT D-TYPE

LATCH WITH 3-STATE

OUTPUTS AND BUS-HOLD

DESCRIPTION:

FEATURES:

–

0.5 MICRON CMOS Technology

Typical tSK(o) (Output Skew) < 250ps

ESD > 2000V per MIL-STD-883, Method 3015;

> 200V using machine model (C = 200pF, R = 0)

VCC = 3.3V ±0.3V, Normal Range

This octal transparent D-type latch is built using advanced dual metal

CMOS technology. The ALVCH373 device is particularly suitable for

implementing buffer registers, I/O ports, bidirectional bus drivers, and

workingregisters.While the latch-enable (LE)inputis high,the Qoutputs

followthe data (D)inputs.WhenLEis takenlow,the Qoutputs are latched

atthe logiclevels setupatthe Dinputs.

–

= 2.7V to 3.6V, Extended Range

VCC = 2.5V ±0.2V

CMOS power levels (0.4µW typ. static)

Rail-to-Rail output swing for increased noise margin

Available in SOIC, SSOP, QSOP, and TSSOP packages

Abufferedoutput-enable(OE)inputcanbeusedtoplacetheeightoutputs

ineithera normallogicstate (highorlowlogiclevels)ora high-impedance

state.Inthehigh-impedancestate,theoutputsneitherloadnordrivethebus

lines significantly.The high-impedance state andincreaseddrive provide

the capabilitytodrive bus lines withoutinterface orpullupcomponents.

Drive Features for ALVCH373:

–

High Output Drivers: ±24mA

Suitable for heavy loads

The ALVCH373 has been designed with a ±24mA output driver. This

driver is capable of driving a moderate to heavy load while maintaining

speedperformance.

APPLICATIONS:

The ALVCH373 has a “bus-hold” which retains the inputs’ last state

wheneverthe inputbus goes toa highimpedance.This prevents floating

inputs andeliminates the needforpull-up/downresistors.

• 3.3V High Speed Systems

• 3.3Vandlowervoltagecomputingsystems

FUNCTIONALBLOCKDIAGRAM

¹D

¹Q

TO SEVEN OTHER CHANNELS

MARCH1999

INDUSTRIAL TEMPERATURE RANGE

1999 Integrated Device Technology, Inc.

DSC-4474/-

12 3 4 5 6

中文翻译

下载PDF

与IDT74ALVCH373Q相关器件

型号	品牌	获取价格	描述	数据表
IDT74ALVCH373Q8	IDT	获取价格	Bus Driver, ALVC/VCX/A Series, 1-Func, 8-Bit, True Output, CMOS, PDSO20, 0.635 MM PITCH, Q
IDT74ALVCH373SO	ETC	获取价格	LATCH\|SINGLE\|8-BIT\|AVC/ALVC-CMOS\|SOP\|20PIN\|PLASTIC
IDT74ALVCH373SO8	IDT	获取价格	Bus Driver, ALVC/VCX/A Series, 1-Func, 8-Bit, True Output, CMOS, PDSO20, 1.27 MM PITCH, SO
IDT74ALVCH374	IDT	获取价格	3.3V CMOS OCTAL POSITIVE EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS AND BUS-HOLD
IDT74ALVCH374PG	IDT	获取价格	3.3V CMOS OCTAL POSITIVE EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS AND BUS-HOLD
IDT74ALVCH374PG8	IDT	获取价格	Bus Driver, ALVC/VCX/A Series, 1-Func, 8-Bit, True Output, CMOS, PDSO20, 0.65 MM PITCH, TS
IDT74ALVCH374PY	IDT	获取价格	3.3V CMOS OCTAL POSITIVE EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS AND BUS-HOLD
IDT74ALVCH374PY8	IDT	获取价格	Bus Driver, ALVC/VCX/A Series, 1-Func, 8-Bit, True Output, CMOS, PDSO20, 0.65 MM PITCH, SS
IDT74ALVCH374Q	IDT	获取价格	3.3V CMOS OCTAL POSITIVE EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS AND BUS-HOLD
IDT74ALVCH374Q8	IDT	获取价格	Bus Driver, ALVC/VCX/A Series, 1-Func, 8-Bit, True Output, CMOS, PDSO20, 0.635 MM PITCH, Q

与IDT74ALVCH373Q相关文章

摩尔斯微电子在美国约书亚树国家公园测试 Wi-Fi HaLow
2024-09-18

6
贸泽上架Tallysman TW5386智能GNSS天线
2024-09-18

6
SL74HC10N：高性能三输入与非门解析
2024-09-03

88
AIC1781A 电池充电控制器深度解析
2024-09-03

79

产品中心

服务支持

精选活动

关于我们

帮助中心

IDT74ALVCH373Q

IDT74ALVCH373Q 数据手册

与IDT74ALVCH373Q相关器件

与IDT74ALVCH373Q相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

IDT74ALVCH373Q

IDT74ALVCH373Q 数据手册

与IDT74ALVCH373Q相关器件

与IDT74ALVCH373Q相关文章

您还可以找

您在本页遇到什么问题？