Datasheet > IDT74ALVCH373Q8

IDT74ALVCH373Q8

更新时间： 2024-11-24 06:26:59

品牌	Logo	应用领域
艾迪悌 - IDT		光电二极管
页数	文件大小	规格书
6页	62K
描述
Bus Driver, ALVC/VCX/A Series, 1-Func, 8-Bit, True Output, CMOS, PDSO20, 0.635 MM PITCH, QSOP-20

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

IDT74ALVCH373Q8 数据手册

IDT74ALVCH373

3.3VCMOSOCTALTRANSPARENTD-TYPELATCHWITH3-STATEOUTPUTS

INDUSTRIALTEMPERATURERANGE

3.3V CMOS OCTAL

IDT74ALVCH373

TRANSPARENT D-TYPE

LATCH WITH 3-STATE

OUTPUTS AND BUS-HOLD

DESCRIPTION:

FEATURES:

This octal transparent D-type latch is built using advanced dual metal

CMOS technology. The ALVCH373 device is particularly suitable for

implementing buffer registers, I/O ports, bidirectional bus drivers, and

working registers. While the latch-enable (LE) input is high, the Q outputs

follow the data (D) inputs. When LE is taken low, the Q outputs are latched

at the logic levels set up at the D inputs.

• 0.5 MICRON CMOS Technology

• Typical tSK(o) (Output Skew) < 250ps

• ESD > 2000V per MIL-STD-883, Method 3015; > 200V using

machine model (C = 200pF, R = 0)

• VCC = 3.3V ± 0.3V, Normal Range

• VCC = 2.7V to 3.6V, Extended Range

• VCC = 2.5V ± 0.2V

• CMOS power levels (0.4µ W typ. static)

• Rail-to-Rail output swing for increased noise margin

• Available in QSOP, SOIC, SSOP, and TSSOP packages

Abufferedoutput-enable(OE)inputcanbeusedtoplacetheeightoutputs

in either a normal logic state (high or low logic levels) or a high-impedance

state.Inthehigh-impedancestate,theoutputsneitherloadnordrivethebus

lines significantly. The high-impedance state and increased drive provide

the capability to drive bus lines without interface or pullup components.

The ALVCH373 has been designed with a ±24mA output driver. This

driver is capable of driving a moderate to heavy load while maintaining

speedperformance.

DRIVE FEATURES:

• High Output Drivers: ±24mA

• Suitable for Heavy Loads

The ALVCH373 has a “bus-hold” which retains the inputs’ last state

whenever the input bus goes to a high impedance. This prevents floating

inputs and eliminates the need for pull-up/down resistors.

APPLICATIONS:

• 3.3V high speed systems

• 3.3V and lower voltage computing systems

FUNCTIONALBLOCKDIAGRAM

TO SEVEN OTHER CHANNELS

TheIDTlogoisaregisteredtrademarkofIntegratedDeviceTechnology,Inc.

INDUSTRIAL TEMPERATURE RANGE

MARCH 1999

DSC-4474/1

12 3 4 5 6

中文翻译

下载PDF

与IDT74ALVCH373Q8相关器件

型号	品牌	获取价格	描述	数据表
IDT74ALVCH373SO	ETC	获取价格	LATCH\|SINGLE\|8-BIT\|AVC/ALVC-CMOS\|SOP\|20PIN\|PLASTIC
IDT74ALVCH373SO8	IDT	获取价格	Bus Driver, ALVC/VCX/A Series, 1-Func, 8-Bit, True Output, CMOS, PDSO20, 1.27 MM PITCH, SO
IDT74ALVCH374	IDT	获取价格	3.3V CMOS OCTAL POSITIVE EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS AND BUS-HOLD
IDT74ALVCH374PG	IDT	获取价格	3.3V CMOS OCTAL POSITIVE EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS AND BUS-HOLD
IDT74ALVCH374PG8	IDT	获取价格	Bus Driver, ALVC/VCX/A Series, 1-Func, 8-Bit, True Output, CMOS, PDSO20, 0.65 MM PITCH, TS
IDT74ALVCH374PY	IDT	获取价格	3.3V CMOS OCTAL POSITIVE EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS AND BUS-HOLD
IDT74ALVCH374PY8	IDT	获取价格	Bus Driver, ALVC/VCX/A Series, 1-Func, 8-Bit, True Output, CMOS, PDSO20, 0.65 MM PITCH, SS
IDT74ALVCH374Q	IDT	获取价格	3.3V CMOS OCTAL POSITIVE EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS AND BUS-HOLD
IDT74ALVCH374Q8	IDT	获取价格	Bus Driver, ALVC/VCX/A Series, 1-Func, 8-Bit, True Output, CMOS, PDSO20, 0.635 MM PITCH, Q
IDT74ALVCH374SO	IDT	获取价格	3.3V CMOS OCTAL POSITIVE EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS AND BUS-HOLD

与IDT74ALVCH373Q8相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

36
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

28
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

56
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

53

产品中心

服务支持

精选活动

关于我们

帮助中心

IDT74ALVCH373Q8

IDT74ALVCH373Q8 数据手册

与IDT74ALVCH373Q8相关器件

与IDT74ALVCH373Q8相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

IDT74ALVCH373Q8

IDT74ALVCH373Q8 数据手册

与IDT74ALVCH373Q8相关器件

与IDT74ALVCH373Q8相关文章

您还可以找

您在本页遇到什么问题？