5秒后页面跳转
IDT71V546S133PFI8 PDF预览

IDT71V546S133PFI8

更新时间: 2024-09-18 21:14:23
品牌 Logo 应用领域
艾迪悌 - IDT 时钟静态存储器内存集成电路
页数 文件大小 规格书
21页 188K
描述
ZBT SRAM, 128KX36, 4.2ns, CMOS, PQFP100, 14 X 20 MM, PLASTIC, TQFP-100

IDT71V546S133PFI8 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:QFP包装说明:14 X 20 MM, PLASTIC, TQFP-100
针数:100Reach Compliance Code:not_compliant
ECCN代码:3A991.B.2.AHTS代码:8542.32.00.41
风险等级:5.2最长访问时间:4.2 ns
最大时钟频率 (fCLK):133 MHzI/O 类型:COMMON
JESD-30 代码:R-PQFP-G100JESD-609代码:e0
长度:20 mm内存密度:4718592 bit
内存集成电路类型:ZBT SRAM内存宽度:36
湿度敏感等级:3功能数量:1
端子数量:100字数:131072 words
字数代码:128000工作模式:SYNCHRONOUS
最高工作温度:85 °C最低工作温度:-40 °C
组织:128KX36输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:LQFP
封装等效代码:QFP100,.63X.87封装形状:RECTANGULAR
封装形式:FLATPACK, LOW PROFILE并行/串行:PARALLEL
峰值回流温度(摄氏度):240电源:3.3 V
认证状态:Not Qualified座面最大高度:1.6 mm
最大待机电流:0.045 A最小待机电流:3.14 V
子类别:SRAMs最大压摆率:0.31 mA
最大供电电压 (Vsup):3.465 V最小供电电压 (Vsup):3.135 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Tin/Lead (Sn85Pb15)端子形式:GULL WING
端子节距:0.65 mm端子位置:QUAD
处于峰值回流温度下的最长时间:20宽度:14 mm
Base Number Matches:1

IDT71V546S133PFI8 数据手册

 浏览型号IDT71V546S133PFI8的Datasheet PDF文件第2页浏览型号IDT71V546S133PFI8的Datasheet PDF文件第3页浏览型号IDT71V546S133PFI8的Datasheet PDF文件第4页浏览型号IDT71V546S133PFI8的Datasheet PDF文件第5页浏览型号IDT71V546S133PFI8的Datasheet PDF文件第6页浏览型号IDT71V546S133PFI8的Datasheet PDF文件第7页 
128K x 36, 3.3V Synchronous IDT71V546S/XS  
SRAM with ZBTFeature,  
Burst Counter and Pipelined Outputs  
Features  
128K x 36 memory configuration, pipelined outputs  
Supports high performance system speed - 133 MHz  
(4.2 ns Clock-to-Data Access)  
clockcycle,andtwocycles laterits associateddatacycleoccurs,beit  
read or write.  
TheIDT71V546containsdataI/O,addressandcontrolsignalregis-  
ters. Outputenableistheonlyasynchronoussignalandcanbeusedto  
disabletheoutputsatanygiventime.  
AClockEnable (CEN)pinallows operationofthe IDT71V546tobe  
suspended as long as necessary. All synchronous inputs are ignored  
whenCENishighandtheinternaldeviceregisterswillholdtheirprevious  
values.  
Therearethreechipenablepins(CE1,CE2,CE2)thatallowtheuser  
todeselectthedevicewhendesired. Ifanyoneofthesethreeisnotactive  
whenADV/LDislow,nonewmemoryoperationcanbeinitiatedandany  
burst that was in progress is stopped. However, any pending data  
transfers(readsorwrites)willbecompleted. Thedatabuswilltri-statetwo  
cyclesafterthechipisdeselectedorawriteinitiated.  
ZBTTM Feature - No dead cycles between write and read  
cycles  
Internally synchronized registered outputs eliminate the  
need to control OE  
Single R/W (READ/WRITE) control pin  
Positive clock-edge triggered address, data, and control  
signal registers for fully pipelined applications  
4-word burst capability (interleaved or linear)  
Individual byte write (BW1 - BW4) control (May tie active)  
Three chip enables for simple depth expansion  
Single 3.3V power supply (±5%)  
Packaged in a JEDEC standard 100-pin TQFP package  
TheIDT71V546hasanon-chipburstcounter. Intheburstmode,the  
IDT71V546canprovidefourcyclesofdataforasingleaddresspresented  
totheSRAM. TheorderoftheburstsequenceisdefinedbytheLBOinput  
pin. TheLBOpinselectsbetweenlinearandinterleavedburstsequence.  
The ADV/LD signalis usedtoloada newexternaladdress (ADV/LD =  
LOW) orincrementtheinternalburstcounter(ADV/LD =HIGH).  
TheIDT71V546SRAMutilizesIDT'shigh-performance,high-volume  
3.3V CMOS process, and is packaged in a JEDEC standard 14mm x  
20mm100-pinthinplasticquadflatpack(TQFP)forhighboarddensity.  
Description  
The IDT71V546 is a 3.3V high-speed 4,718,592-bit (4.5 Megabit)  
synchronous SRAM organized as 128K x 36 bits. It is designed to  
eliminatedeadbuscycleswhenturningthebusaroundbetweenreads  
TM  
andwrites,orwritesandreads. ThusithasbeengiventhenameZBT ,  
or Zero Bus Turn-around.  
Address and control signals are applied to the SRAM during one  
PinDescriptionSummary  
A0  
- A16  
Address Inputs  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
Input  
I/O  
Synchronous  
Synchronous  
Asynchronous  
Synchronous  
Synchronous  
Synchronous  
N/A  
Three Chip Enables  
Output Enable  
CE1  
, CE  
2
, CE  
2
OE  
R/W  
Read/Write Signal  
Clock Enable  
CEN  
Individual Byte Write Selects  
Clock  
BW  
1
, BW  
2
, BW  
3
, BW  
4
CLK  
ADV/LD  
Advance Burst Address / Load New Address  
Linear / Interleaved Burst Order  
Data Input/Output  
Synchronous  
Static  
LBO  
I/O0  
- I/O31, I/OP1 - I/OP4  
Synchronous  
Static  
VDD  
3.3V Power  
Supply  
Supply  
VSS  
Ground  
Static  
3821 tbl 01  
OCTOBER 2008  
ZBT and Zero Bus Turnaround are trademarks of Integrated Device Technology, Inc. and the architecture is supported by Micron Technology and Motorola Inc.  
1
DSC-3821/05  
©2007IntegratedDeviceTechnology,Inc.  

IDT71V546S133PFI8 替代型号

型号 品牌 替代类型 描述 数据表
71V546S133PFGI8 IDT

类似代替

Synchronous SRAM with ZBT Feature Burst Counter and Pipelined Outputs
71V546S133PFGI IDT

类似代替

3.3V Synchronous SRAM

与IDT71V546S133PFI8相关器件

型号 品牌 获取价格 描述 数据表
IDT71V546S133PFI9 IDT

获取价格

ZBT SRAM, 128KX36, 4.2ns, CMOS, PQFP100, PLASTIC, TQFP-100
IDT71V546XS IDT

获取价格

3.3V Synchronous SRAM
IDT71V546XS117PFG IDT

获取价格

ZBT SRAM, 128KX36, 4.5ns, CMOS, PQFP100, 14 X 20 MM, ROHS COMPLIANT, PLASTIC, TQFP-100
IDT71V546XS117PFGI IDT

获取价格

ZBT SRAM, 128KX36, 4.5ns, CMOS, PQFP100, 14 X 20 MM, ROHS COMPLIANT, PLASTIC, TQFP-100
IDT71V546XS133PFG IDT

获取价格

ZBT SRAM, 128KX36, 4.2ns, CMOS, PQFP100, 14 X 20 MM, ROHS COMPLIANT, PLASTIC, TQFP-100
IDT71V546XS133PFGI IDT

获取价格

ZBT SRAM, 128KX36, 4.2ns, CMOS, PQFP100, 14 X 20 MM, ROHS COMPLIANT, PLASTIC, TQFP-100
IDT71V547 IDT

获取价格

128K X 36, 3.3V Synchronous SRAM with ZBT Feature, Burst Counter and Flow-Through Outputs
IDT71V547S IDT

获取价格

Synchronous SRAM
IDT71V547S100PF IDT

获取价格

128K X 36, 3.3V Synchronous SRAM with ZBT Feature, Burst Counter and Flow-Through Outputs
IDT71V547S100PF8 IDT

获取价格

ZBT SRAM, 128KX36, 10ns, CMOS, PQFP100, 14 X 20 MM, PLASTIC, TQFP-100