5秒后页面跳转
IDT70V06L20JGI8 PDF预览

IDT70V06L20JGI8

更新时间: 2024-09-17 14:51:23
品牌 Logo 应用领域
艾迪悌 - IDT 静态存储器内存集成电路
页数 文件大小 规格书
23页 161K
描述
Dual-Port SRAM, 16KX8, 20ns, CMOS, PQCC68, PLASTIC, LCC-68

IDT70V06L20JGI8 技术参数

是否无铅:不含铅是否Rohs认证:符合
生命周期:Active零件包装代码:LCC
包装说明:QCCJ,针数:68
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.32.00.41风险等级:5.26
Is Samacsys:N最长访问时间:20 ns
JESD-30 代码:S-PQCC-J68JESD-609代码:e3
长度:24.2062 mm内存密度:131072 bit
内存集成电路类型:DUAL-PORT SRAM内存宽度:8
功能数量:1端子数量:68
字数:16384 words字数代码:16000
工作模式:ASYNCHRONOUS最高工作温度:85 °C
最低工作温度:-40 °C组织:16KX8
封装主体材料:PLASTIC/EPOXY封装代码:QCCJ
封装形状:SQUARE封装形式:CHIP CARRIER
并行/串行:PARALLEL峰值回流温度(摄氏度):260
认证状态:Not Qualified座面最大高度:4.57 mm
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):3 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:MATTE TIN端子形式:J BEND
端子节距:1.27 mm端子位置:QUAD
处于峰值回流温度下的最长时间:30宽度:24.2062 mm
Base Number Matches:1

IDT70V06L20JGI8 数据手册

 浏览型号IDT70V06L20JGI8的Datasheet PDF文件第2页浏览型号IDT70V06L20JGI8的Datasheet PDF文件第3页浏览型号IDT70V06L20JGI8的Datasheet PDF文件第4页浏览型号IDT70V06L20JGI8的Datasheet PDF文件第5页浏览型号IDT70V06L20JGI8的Datasheet PDF文件第6页浏览型号IDT70V06L20JGI8的Datasheet PDF文件第7页 
HIGH-SPEED 3.3V  
16K x 8 DUAL-PORT  
STATIC RAM  
IDT70V06S/L  
Features  
M/S = VIH for BUSY output flag on Master  
M/S = VIL for BUSY input on Slave  
Interrupt Flag  
On-chip port arbitration logic  
Full on-chip hardware support of semaphore signaling  
between ports  
Fully asynchronous operation from either port  
Battery backup operation2V data retention  
TTL-compatible, single 3.3V (±0.3V) power supply  
Available in 68-pin PGA and PLCC, and a 64-pin TQFP  
Industrial temperature range (-40°C to +85°C) is available  
for selected speeds  
True Dual-Ported memory cells which allow simultaneous  
reads of the same memory location  
High-speed access  
– Commercial:15/20/25/35/55ns(max.)  
Industrial:20/25ns (max.)  
Low-power operation  
IDT70V06S  
Active:400mW(typ.)  
Standby: 3.3mW (typ.)  
IDT70V06L  
Active:380mW(typ.)  
Standby:660µW(typ.)  
IDT70V06 easily expands data bus width to 16 bits or more  
using the Master/Slave select when cascading more than  
one device  
Functional Block Diagram  
OEL  
OER  
CEL  
CER  
R/W  
L
R/WR  
,
I/O0L- I/O7L  
I/O0R-I/O7R  
I/O  
Control  
I/O  
Control  
(1,2)  
(1,2)  
R
BUSY  
L
BUSY  
A
13L  
A
13R  
Address  
Decoder  
MEMORY  
ARRAY  
Address  
Decoder  
A
0L  
A0R  
14  
14  
ARBITRATION  
INTERRUPT  
SEMAPHORE  
LOGIC  
CE  
OE  
L
L
CE  
OE  
R/W  
R
R
R
R/W  
L
SEM  
INTL  
L
SEM  
INTR  
R
M/S  
(2)  
(2)  
2942 drw 01  
NOTES:  
1. (MASTER): BUSY is output; (SLAVE): BUSY is input.  
2. BUSY outputs and INT outputs are non-tri-stated push-pull.  
OCTOBER 2008  
1
©2008IntegratedDeviceTechnology,Inc.  
DSC-2942/9  
6.07  

与IDT70V06L20JGI8相关器件

型号 品牌 获取价格 描述 数据表
IDT70V06L20JI IDT

获取价格

HIGH-SPEED 3.3V 16K x 8 DUAL-PORT STATIC RAM
IDT70V06L20JI8 IDT

获取价格

Dual-Port SRAM, 16KX8, 20ns, CMOS, PQCC68, PLASTIC, LCC-68
IDT70V06L20PF IDT

获取价格

HIGH-SPEED 3.3V 16K x 8 DUAL-PORT STATIC RAM
IDT70V06L20PFGI IDT

获取价格

Dual-Port SRAM, 16KX8, 20ns, CMOS, PQFP64, TQFP-64
IDT70V06L20PFI IDT

获取价格

HIGH-SPEED 3.3V 16K x 8 DUAL-PORT STATIC RAM
IDT70V06L20PFI8 IDT

获取价格

Dual-Port SRAM, 16KX8, 20ns, CMOS, PQFP64, TQFP-64
IDT70V06L25FG IDT

获取价格

Multi-Port SRAM, 16KX8, 25ns, CMOS, CQFP68, QFP-68
IDT70V06L25G IDT

获取价格

HIGH-SPEED 3.3V 16K x 8 DUAL-PORT STATIC RAM
IDT70V06L25GG IDT

获取价格

暂无描述
IDT70V06L25GI IDT

获取价格

HIGH-SPEED 3.3V 16K x 8 DUAL-PORT STATIC RAM