5秒后页面跳转
捷配首页

Datasheet > ICS9248YF-135-T
ICS9248YF-135-T PDF预览

ICS9248YF-135-T

更新时间： 2024-11-13 21:06:51
品牌 Logo 应用领域
艾迪悌 - IDT 时钟光电二极管外围集成电路晶体
页数 文件大小 规格书
15页 191K
描述
Processor Specific Clock Generator, 150MHz, PDSO48, 0.300 INCH, SSOP-48

阅读下载

中文翻译

获取价格

ICS9248YF-135-T 技术参数

是否无铅：含铅是否Rohs认证：不符合
生命周期：Active零件包装代码：SSOP
包装说明：SSOP,针数：48
Reach Compliance Code：compliantECCN代码：EAR99
HTS代码：8542.39.00.01风险等级：5.28
Is Samacsys：N其他特性：CAN ALSO OPERATE AT 3.3V SUPPLY
JESD-30 代码：R-PDSO-G48JESD-609代码：e0
长度：15.875 mm端子数量：48
最高工作温度：70 °C最低工作温度：
最大输出时钟频率：150 MHz封装主体材料：PLASTIC/EPOXY
封装代码：SSOP封装形状：RECTANGULAR
封装形式：SMALL OUTLINE, SHRINK PITCH峰值回流温度（摄氏度）：225
主时钟/晶体标称频率：16 MHz认证状态：Not Qualified
座面最大高度：2.794 mm最大供电电压：2.625 V
最小供电电压：2.375 V标称供电电压：2.5 V
表面贴装：YES技术：CMOS
温度等级：COMMERCIAL端子面层：TIN LEAD
端子形式：GULL WING端子节距：0.635 mm
端子位置：DUAL处于峰值回流温度下的最长时间：30
宽度：7.5 mmuPs/uCs/外围集成电路类型：CLOCK GENERATOR, PROCESSOR SPECIFIC
Base Number Matches：1

ICS9248YF-135-T 数据手册

 浏览型号ICS9248YF-135-T的Datasheet PDF文件第2页浏览型号ICS9248YF-135-T的Datasheet PDF文件第3页浏览型号ICS9248YF-135-T的Datasheet PDF文件第4页浏览型号ICS9248YF-135-T的Datasheet PDF文件第5页浏览型号ICS9248YF-135-T的Datasheet PDF文件第6页浏览型号ICS9248YF-135-T的Datasheet PDF文件第7页 
Integrated  
Circuit  
Systems, Inc.  
ICS9248-135  
Frequency Generator & Integrated Buffers for Celeron & PII/III™& K6  
Recommended Application:  
Motherboard Single chip clock solution for SIS540,  
SIS630 Pentium II/III and K6 chipsets.  
Pin Configuration  
VDDREF  
*1REF0/FS3  
GNDREF  
X1  
1
2
3
4
5
6
7
8
9
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
28  
27  
26  
25  
REF1  
VDDLCPU  
CPUCLK_F  
CPUCLK1  
GNDL  
CPUCLK2  
VDD  
SDRAM_F1  
SDRAM_F0  
GND  
SDRAM7  
SDRAM6  
VDD  
SDRAM5  
SDRAM4  
GND  
SDRAM3  
SDRAM2  
VDD  
Output Features:  
X2  
•
•
3- CPUs @ 2.5/3.3V, up to 166MHz.  
VDDPCI  
*PCICLK_F/FS1  
*PCICLK1/FS2  
PCICLK2  
GNDPCI  
PCICLK3  
PCICLK4  
PCICLK5  
PCICLK6  
VDD  
10 - SDRAM @ 3.3V, up to 166MHz  
including 2 SDRAM_F's  
•
•
•
7- PCI @3.3V,  
1- 48MHz, @3.3V fixed.  
1- 24/48MHz, @3.3V selectable by I2C  
(Default is 24MHz).  
GND  
SDRAM_STOP#  
**PD#  
•
2- REF @3.3V, 14.318MHz.  
VDD  
Features:  
CPU_STOP#  
PCI_STOP#  
GND  
SDRAM1  
SDRAM0  
VDD  
•
•
•
Up to 166MHz frequency support  
Support FS0-FS3 trapping status bit for I2C read back.  
SDATA  
SCLK  
48MHz/FS0*1  
24_48MHz/CPU2.5_3.3#*  
Support power management: CPU, PCI, SDRAM stop  
and Power down Mode form I2C programming.  
48-Pin 300mil SSOP  
* These inputs have a 120K pull down to GND.  
** These inputs have a 120K pullup to VDD.  
1 These are double strength.  
•
•
Spread spectrum for EMI control (0 to -0.5%, 0.25%).  
FS0, FS1, FS3 must have a internal 120K pull-Down  
to GND.  
•
Uses external 14.318MHz crystal  
Skew Specifications:  
•
•
•
•
•
CPU - CPU: < 175ps  
SDRAM - SDRAM < 250ps  
PCI - PCI: < 500ps  
CPU - SDRAM: < 500ps  
CPU (early) - PCI: 1-4ns (typ. 2ns)  
Functionality  
Block Diagram  
CPU  
(MHz)  
66.6  
100.0  
150.0  
133.3  
66.8  
100.0  
100.0  
133.3  
66.8  
97.0  
70.0  
95.0  
95.0  
112.0  
97.0  
96.2  
SDRAM PCICLK  
FS3 FS2 FS1 FS0  
(MHz)  
100.0  
100.0  
100.0  
100.0  
133.6  
133.3  
150.0  
133.3  
66.8  
(MHz)  
33.3  
33.3  
37.5  
33.3  
33.4  
33.3  
37.5  
33.3  
33.4  
32.3  
35.0  
31.7  
31.7  
37.3  
32.2  
32.1  
PLL2  
48MHz  
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
24_48MHz  
/ 2  
X1  
X2  
XTAL  
OSC  
REF[1:0]  
2
2
PLL1  
Spread  
Spectrum  
CPU  
DIVDER  
Stop  
CPUCLK [2:1]  
CPUCLK_F  
SDRAM  
DIVDER  
Stop  
Stop  
SDRAM [7:0]  
8
CPU2.5_3.3#  
97.0  
105.0  
95.0  
SDRAM_F [1:0]  
2
6
Control  
Logic  
SDATA  
SCLK  
PCI  
DIVDER  
PCICLK [6:1]  
PCICLK_F  
FS[3:0]  
126.7  
112.0  
129.3  
96.2  
PD#  
PCI_STOP#  
Config.  
Reg.  
CPU_STOP#  
SDRAM_STOP#  
ICS reserves the right to make changes in the device data identified in  
this publication without further notice. ICS advises its customers to  
obtain the latest version of all device data to verify that any  
9248-135 Rev A 1/16/01  
Third party brands and names are the property of their respective owners.  
information being relied upon by the customer is current and accurate.  
1234567...15

中文翻译

下载PDF

与ICS9248YF-135-T相关器件

型号 品牌 获取价格 描述 数据表
ICS9248YF-136LF-T IDT

获取价格

 		Processor Specific Clock Generator, 166.67MHz, PDSO48, 0.300 INCH, SSOP-48
ICS9248YF-136-T IDT

获取价格

 		Processor Specific Clock Generator, 166.67MHz, PDSO48, 0.300 INCH, SSOP-48
ICS9248YF-138 ICSI

获取价格

 		Frequency Generator & Integrated Buffers for
ICS9248YF-141LF-T IDT

获取价格

 		Processor Specific Clock Generator, 166.66MHz, PDSO48, 0.300 INCH, SSOP-48
ICS9248YF-141-T ICSI

获取价格

 		AMD - K7⑩ System Clock Chip
ICS9248YF-143LF-T IDT

获取价格

 		Processor Specific Clock Generator, 133.37MHz, PDSO48, 0.300 INCH, SSOP-48
ICS9248YF-143-T IDT

获取价格

 		Processor Specific Clock Generator, 133.37MHz, PDSO48, 0.300 INCH, SSOP-48
ICS9248YF-146LF-T IDT

获取价格

 		Processor Specific Clock Generator, 166.67MHz, PDSO48, 0.300 INCH, LEAD FREE, MO-118, SSOP
ICS9248YF-146-T ICSI

获取价格

 		Frequency Generator & Integrated Buffers for
ICS9248YF-146-T IDT

获取价格

 		Processor Specific Clock Generator, 166.67MHz, PDSO48, 0.300 INCH, MO-118, SSOP-48

与ICS9248YF-135-T相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证