5秒后页面跳转
ICS9248YF-50LF-T PDF预览

ICS9248YF-50LF-T

更新时间: 2024-09-25 14:51:23
品牌 Logo 应用领域
艾迪悌 - IDT 时钟光电二极管外围集成电路晶体
页数 文件大小 规格书
10页 246K
描述
Processor Specific Clock Generator, 100MHz, PDSO28, 0.209 INCH, MO-150, SSOP-28

ICS9248YF-50LF-T 技术参数

是否无铅:不含铅是否Rohs认证:符合
生命周期:Obsolete零件包装代码:SSOP
包装说明:SSOP,针数:28
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.45
Is Samacsys:N其他特性:CAN ALSO OPERATE AT 3.3V SUPPLY
JESD-30 代码:R-PDSO-G28JESD-609代码:e3
长度:10.2 mm端子数量:28
最高工作温度:70 °C最低工作温度:
最大输出时钟频率:100 MHz封装主体材料:PLASTIC/EPOXY
封装代码:SSOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, SHRINK PITCH峰值回流温度(摄氏度):260
主时钟/晶体标称频率:14.318 MHz认证状态:Not Qualified
座面最大高度:2 mm最大供电电压:3.465 V
最小供电电压:3.135 V标称供电电压:3.3 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子面层:Matte Tin (Sn)
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:5.3 mmuPs/uCs/外围集成电路类型:CLOCK GENERATOR, PROCESSOR SPECIFIC
Base Number Matches:1

ICS9248YF-50LF-T 数据手册

 浏览型号ICS9248YF-50LF-T的Datasheet PDF文件第2页浏览型号ICS9248YF-50LF-T的Datasheet PDF文件第3页浏览型号ICS9248YF-50LF-T的Datasheet PDF文件第4页浏览型号ICS9248YF-50LF-T的Datasheet PDF文件第5页浏览型号ICS9248YF-50LF-T的Datasheet PDF文件第6页浏览型号ICS9248YF-50LF-T的Datasheet PDF文件第7页 
ICS9248-50  
Integrated  
Circuit  
Systems, Inc.  
Frequency Timing Generator for Pentium II Systems  
General Description  
Features  
Generates the following system clocks:  
The ICS9248-50 is the Main clock solution for Notebook  
designs using the Intel 440BX style chipset. Along with  
an SDRAM buffer such as the ICS9179-03, it provides all  
necessary clock signals for such a system.  
- 2 CPU (2.5V) up to 100MHz.  
- 6 PCI (3.3V) @ 33.3MHz (Includes one free  
running).  
- 2 REF clks (3.3V) at 14.318MHz.  
Skew characteristics:  
- CPU – CPU<175ps  
- PCI – PCI < 500ps  
- CPU(early) – PCI = 1.5ns – 4ns.  
Supports Spread Spectrum modulation for CPU and  
PCI clocks, 0.5% down spread  
Efficient Power management scheme through stop  
clocks and power down modes.  
Uses external 14.318MHz crystal, no external load  
cap required for CL=18pF crystal.  
28-pin (209 mil) SSOP package  
Spread spectrum may be enabled by driving pin 26,  
SPREAD# active (Low) at power-on. Spread spectrum  
typically reduces system EMI by 8dB to 10dB. This  
simplifies EMI qualification without resorting to board  
design iterations or costly shielding. The ICS9248-50  
employs a proprietary closed loop design, which tightly  
controls the percentage of spreading over process and  
temperaturevariations.  
Block Diagram  
Pin Configuration  
28-Pin SSOP  
Power Groups  
VDD, GND = PLL core  
VDDREF, GNDREF = REF(0:1), X1, X2  
VDDPCI, GNDPCI = PCICLK_F, PCICLK  
(0:4)  
VDD48, GND48 = 48MHz, 48/24MHz  
0278I—06/03/03  

与ICS9248YF-50LF-T相关器件

型号 品牌 获取价格 描述 数据表
ICS9248YF-64 ICSI

获取价格

AMD-K7TM System Clock Chip
ICS9248YF-65 ICSI

获取价格

Frequency Timing Generator for PENDIUM II Systems
ICS9248YF-66 ICSI

获取价格

Frequency Timing Generator for PENTIUM II Systems
ICS9248YF-66 IDT

获取价格

Processor Specific Clock Generator, 133.3MHz, PDSO48, SSOP-48
ICS9248YF-66LF IDT

获取价格

Processor Specific Clock Generator, 133.3MHz, PDSO48, SSOP-48
ICS9248YF-72 ICSI

获取价格

Frequency Timing Generator for PENTIUM II Systems
ICS9248YF-72 IDT

获取价格

Processor Specific Clock Generator, 200.01MHz, PDSO48, SSOP-48
ICS9248YF-72LF IDT

获取价格

Processor Specific Clock Generator, 200.01MHz, PDSO48, SSOP-48
ICS9248YF-73-T ICSI

获取价格

Frequency Timing Generator for Pentium II Systems
ICS9248YF-77 IDT

获取价格

Processor Specific Clock Generator, 150MHz, PDSO48, SSOP-48