5秒后页面跳转
HSP43220_04 PDF预览

HSP43220_04

更新时间: 2024-11-14 04:22:23
品牌 Logo 应用领域
英特矽尔 - INTERSIL /
页数 文件大小 规格书
18页 806K
描述
Decimating Digital Filter

HSP43220_04 数据手册

 浏览型号HSP43220_04的Datasheet PDF文件第2页浏览型号HSP43220_04的Datasheet PDF文件第3页浏览型号HSP43220_04的Datasheet PDF文件第4页浏览型号HSP43220_04的Datasheet PDF文件第5页浏览型号HSP43220_04的Datasheet PDF文件第6页浏览型号HSP43220_04的Datasheet PDF文件第7页 
HSP43220  
®
Data Sheet  
J uly 2004  
FN2486.9  
Decimating Digital Filter  
Features  
The HSP43220 Decimating Digital Filter is a linear phase  
low pass decimation filter which is optimized for filtering  
narrow band signals in a broad spectrum of a signal  
processing applications. The HSP43220 offers a single chip  
solution to signal processing applications which have  
historically required several boards of ICs. This reduction in  
component count results in faster development times as well  
as reduction of hardware costs.  
• Single Chip Narrow Band Filter with up to 96dB  
Attenuation  
• DC to 33MHz Clock Rate  
• 16-Bit 2’s Complement Input  
• 20-Bit Coefficients in FIR  
• 24-Bit Extended Precision Output  
• Programmable Decimation up to a Maximum of 16,384  
• Standard 16-Bit Microprocessor Interface  
• Filter Design Software Available DECIMATE™  
• Up to 512 Taps  
The HSP43220 is implemented as a two stage filter  
structure. As seen in the block diagram, the first stage is a  
high order decimation filter (HDF) which utilizes an efficient  
sample rate reduction technique to obtain decimation up to  
1024 through a coarse low-pass filtering process. The HDF  
provides up to 96dB aliasing rejection in the signal pass  
band. The second stage consists of a finite impulse  
response (FIR) decimation filter structured as a transversal  
FIR filter with up to 512 symmetric taps which can implement  
filters with sharp transition regions. The FIR can perform  
further decimation by up to 16 if required while preserving  
the 96dB aliasing attenuation obtained by the HDF. The  
combined total decimation capability is 16,384.  
Applications  
• Very Narrow Band Filters  
• Zoom Spectral Analysis  
• Channelized Receivers  
• Large Sample Rate Converter  
The HSP43220 accepts 16-bit parallel data in 2’s  
complement format at sampling rates up to 33MSPS. It  
provides a 16-bit microprocessor compatible interface to  
simplify the task of programming and three-state outputs to  
allow the connection of several ICs to a common bus. The  
HSP43220 also provides the capability to bypass either the  
HDF or the FIR for additional flexibility.  
Ordering Information  
TEMP.  
PKG.  
DWG. #  
PART NUMBER  
HSP43220JC-25  
HSP43220JC-33  
RANGE (°C)  
PACKAGE  
84 Ld PLCC  
84 Ld PLCC  
0 to 0  
N84.1.15  
N84.1.15  
0 to 70  
DECIMATE Software Development Tool (This software tool may be  
downloaded from our Internet site: www.intersil.com)  
Block Diagram  
DECIMATION UP TO 1024  
DECIMATION UP TO 16  
INPUT CLOCK  
24  
HIGH ORDER  
DECIMATION  
FILTER  
FIR  
DECIMATION  
FILTER  
16  
16  
DATA OUT  
DATA INPUT  
DATA READY  
CONTROL AND COEFFICIENTS  
FIR CLOCK  
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.  
1-888-INTERSIL or 321-724-7143 | Intersil (and design) is a registered trademark of Intersil Americas Inc.  
Copyright © Intersil Americas Inc. 2000, 2004. All Rights Reserved  
1
DECIMATE™ is a trademark of Intersil Corporation.  

与HSP43220_04相关器件

型号 品牌 获取价格 描述 数据表
HSP43220883 INTERSIL

获取价格

Decimating Digital Filter
HSP43220GC-15 ROCHESTER

获取价格

16-BIT, DSP-DIGITAL FILTER, CPGA84
HSP43220GC-25 INTERSIL

获取价格

Decimating Digital Filter
HSP43220GC-33 INTERSIL

获取价格

Decimating Digital Filter
HSP43220GM-15/883 INTERSIL

获取价格

Decimating Digital Filter
HSP43220GM-25/883 INTERSIL

获取价格

Decimating Digital Filter
HSP43220GM-25/883 RENESAS

获取价格

16-BIT, DSP-DIGITAL FILTER, CPGA84
HSP43220JC-15 INTERSIL

获取价格

Decimating Digital Filter
HSP43220JC-25 INTERSIL

获取价格

Decimating Digital Filter
HSP43220JC-25Z INTERSIL

获取价格

Decimating Digital Filter