5秒后页面跳转
GTL2007PW,112 PDF预览

GTL2007PW,112

更新时间: 2024-11-26 20:47:03
品牌 Logo 应用领域
恩智浦 - NXP 光电二极管接口集成电路锁存器
页数 文件大小 规格书
20页 113K
描述
GTL2007 - 12-bit GTL to LVTTL translator with power good control TSSOP2 28-Pin

GTL2007PW,112 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:TSSOP2包装说明:TSSOP, TSSOP28,.25
针数:28Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.84
最大延迟:10 ns接口集成电路类型:GTL TO TTL TRANSCEIVER
JESD-30 代码:R-PDSO-G28JESD-609代码:e4
长度:9.7 mm湿度敏感等级:1
位数:1功能数量:13
端子数量:28最高工作温度:85 °C
最低工作温度:-40 °C输出锁存器或寄存器:NONE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP28,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):260电源:3.3 V
认证状态:Not Qualified座面最大高度:1.1 mm
子类别:Other Interface ICs最大供电电压:3.6 V
最小供电电压:3 V标称供电电压:3.3 V
表面贴装:YES温度等级:INDUSTRIAL
端子面层:NICKEL PALLADIUM GOLD端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:4.4 mm
Base Number Matches:1

GTL2007PW,112 数据手册

 浏览型号GTL2007PW,112的Datasheet PDF文件第2页浏览型号GTL2007PW,112的Datasheet PDF文件第3页浏览型号GTL2007PW,112的Datasheet PDF文件第4页浏览型号GTL2007PW,112的Datasheet PDF文件第5页浏览型号GTL2007PW,112的Datasheet PDF文件第6页浏览型号GTL2007PW,112的Datasheet PDF文件第7页 
GTL2007  
12-bit GTL to LVTTL translator with power good control  
Rev. 02 — 16 February 2007  
Product data sheet  
1. General description  
The GTL2007 is a customized translator between dual Xeon processors, Platform Health  
Management, South Bridge and Power Supply LVTTL and GTL signals.  
The GTL2007 is derived from the GTL2006 with an enable function added that disables  
the error output to the monitoring agent for platforms that monitor the individual error  
conditions from each processor. This enable function can be used so that false error  
conditions are not passed to the monitoring agent when the system is unexpectedly  
powered down. This unexpected power-down could be from a power supply overload, a  
CPU thermal trip, or some other event of which the monitoring agent is unaware.  
A typical implementation would be to connect each enable line to the system power good  
signal or the individual enables to the VRD power good for each processor.  
Typically Xeon processors specify a VTT of 1.1 V to 1.2 V, as well as a nominal Vref of  
0.73 V to 0.76 V. To allow for future voltage level changes that may extend Vref to 0.63 of  
VTT (minimum of 0.693 V with VTT of 1.1 V) the GTL2007 allows a minimum Vref of 0.66 V.  
Characterization results show that there is little DC or AC performance variation between  
these Vref levels.  
2. Features  
I Operates as a GTL to LVTTL sampling receiver or LVTTL to GTL driver  
I Operates at GTL/GTL/GTL+ signal levels  
I EN1 and EN2 disable error output  
I 3.0 V to 3.6 V operation  
I LVTTL I/O not 5 V tolerant  
I Series termination on the LVTTL outputs of 30 Ω  
I ESD protection exceeds 2000 V HBM per JESD22-A114, 200 V MM per  
JESD22-A115, and 1000 V CDM per JESD22-C101  
I Latch-up testing is done to JEDEC Standard JESD78 which exceeds 500 mA  
I Package offered: TSSOP28  
 
 

GTL2007PW,112 替代型号

型号 品牌 替代类型 描述 数据表
GTL2007PW,118 NXP

完全替代

GTL2007 - 12-bit GTL to LVTTL translator with power good control TSSOP2 28-Pin
SN74GTL2107PWG4 TI

类似代替

12-BIT GTL-/GTL/GTL+ TO LVTTL TRANSLATOR

与GTL2007PW,112相关器件

型号 品牌 获取价格 描述 数据表
GTL2007PW,118 NXP

获取价格

GTL2007 - 12-bit GTL to LVTTL translator with power good control TSSOP2 28-Pin
GTL2008 NXP

获取价格

12-bit GTL to LVTTL translator with power good control and high-impedance LVTTL and GTL ou
GTL2008PW NXP

获取价格

12-bit GTL to LVTTL translator with power good control and high-impedance LVTTL and GTL ou
GTL2008PW,118 NXP

获取价格

GTL2008 - 12-bit GTL to LVTTL translator with power good control and high-impedance LVTTL
GTL2009 NXP

获取价格

3-bit GTL Front-Side Bus frequency comparator
GTL2009PW NXP

获取价格

3-bit GTL Front-Side Bus frequency comparator
GTL2010 TI

获取价格

10-BIT BIDIRECTIONAL LOW-VOLTAGE TRANSLATOR
GTL2010 NXP

获取价格

10-bit GTL Processor Voltage Clamp
GTL2010_07 TI

获取价格

10-BIT BIDIRECTIONAL LOW-VOLTAGE TRANSLATOR
GTL2010BS NXP

获取价格

10-bit bidirectional low voltage translator