5秒后页面跳转
GTL2018PW,118 PDF预览

GTL2018PW,118

更新时间: 2024-11-26 14:33:43
品牌 Logo 应用领域
恩智浦 - NXP 光电二极管接口集成电路
页数 文件大小 规格书
16页 187K
描述
GTL2018 - 8-bit LVTTL to GTL transceiver TSSOP2 24-Pin

GTL2018PW,118 技术参数

是否Rohs认证: 符合生命周期:Active
零件包装代码:TSSOP2包装说明:TSSOP, TSSOP24,.25
针数:24Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.16
接口集成电路类型:INTERFACE CIRCUITJESD-30 代码:R-PDSO-G24
JESD-609代码:e4长度:7.8 mm
湿度敏感等级:1功能数量:1
端子数量:24最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP24,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):260电源:3.3 V
认证状态:Not Qualified座面最大高度:1.1 mm
子类别:Other Interface ICs最大供电电压:3.6 V
最小供电电压:3 V标称供电电压:3.3 V
表面贴装:YES温度等级:INDUSTRIAL
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:4.4 mm
Base Number Matches:1

GTL2018PW,118 数据手册

 浏览型号GTL2018PW,118的Datasheet PDF文件第2页浏览型号GTL2018PW,118的Datasheet PDF文件第3页浏览型号GTL2018PW,118的Datasheet PDF文件第4页浏览型号GTL2018PW,118的Datasheet PDF文件第5页浏览型号GTL2018PW,118的Datasheet PDF文件第6页浏览型号GTL2018PW,118的Datasheet PDF文件第7页 
GTL2018  
8-bit LVTTL to GTL transceiver  
Rev. 2 — 29 August 2011  
Product data sheet  
1. General description  
The GTL2018 is an octal translating transceiver designed for 3.3 V LVTTL system  
interface with a GTL/GTL/GTL+ bus.  
The direction pin (DIR) allows the part to function as either a GTL-to-LVTTL sampling  
receiver or as an LVTTL-to-GTL interface.  
The GTL2018 LVTTL inputs (only) are tolerant up to 5.5 V, allowing direct access to TTL  
or 5 V CMOS inputs.  
2. Features and benefits  
Operates as an octal GTL/GTL/GTL+ sampling receiver or as an LVTTL to  
GTL/GTL/GTL+ driver  
3.0 V to 3.6 V operation with 5 V tolerant LVTTL input  
GTL input and output 3.6 V tolerant  
Vref adjustable from 0.5 V to 0.5VCC  
Partial power-down permitted  
Latch-up protection exceeds 100 mA per JESD78  
ESD protection exceeds 2000 V HBM per JESD22-A114 and 1000 V CDM per  
JESD22-CC101  
AEC-Q100 compliance available  
Package offered: TSSOP24  
3. Quick reference data  
Table 1.  
Symbol  
Ci  
Quick reference data  
Parameter  
Conditions  
Min  
Typ  
Max  
Unit  
input capacitance  
control inputs;  
-
2
2.5  
pF  
VI = 3.0 V or 0 V  
Cio  
input/output capacitance  
A port; VO = 3.0 V or 0 V  
B port; VO = VTT or 0 V  
-
-
4.6  
3.4  
6
pF  
pF  
4.3  
GTL; Vref = 0.8 V; VTT = 1.2 V  
tPLH  
tPHL  
tPLH  
tPHL  
LOW to HIGH propagation delay  
An to Bn; see Figure 3  
An to Bn; see Figure 3  
Bn to An; see Figure 4  
Bn to An; see Figure 4  
-
-
-
-
2.8  
3.4  
5.2  
4.9  
5
7
8
7
ns  
ns  
ns  
ns  
HIGH to LOW propagation delay  
LOW to HIGH propagation delay  
HIGH to LOW propagation delay  
 
 
 

GTL2018PW,118 替代型号

型号 品牌 替代类型 描述 数据表
GTL2018PW,112 NXP

完全替代

GTL2018 - 8-bit LVTTL to GTL transceiver TSSOP2 24-Pin

与GTL2018PW,118相关器件

型号 品牌 获取价格 描述 数据表
GTL2018PW/Q900 NXP

获取价格

IC SPECIALTY INTERFACE CIRCUIT, PDSO24, 4.40 MM, PLASTIC, MO-153, SOT355-1, TSSOP-24, Inte
GTL2020 NXP

获取价格

32-bit GTL terminator with octal enables
GTL2020DGG NXP

获取价格

32-bit GTL terminator with octal enables
GTL2020DGG-T NXP

获取价格

暂无描述
GTL2021 NXP

获取价格

32-bit GTL terminator with octal enables
GTL2021DGG NXP

获取价格

32-bit GTL terminator with octal enables
GTL2021DGG-T NXP

获取价格

IC 32-LINE 75 ohm OTHER TERMINATOR, PDSO56, PLASTIC, TSSOP-56, Bus Terminator
GTL2022 NXP

获取价格

32-bit GTL terminator with octal enables
GTL2022DGG NXP

获取价格

32-bit GTL terminator with octal enables
GTL2022DGG-T NXP

获取价格

IC 32-LINE 100 ohm OTHER TERMINATOR, PDSO56, PLASTIC, TSSOP-56, Bus Terminator