5秒后页面跳转
GTL2012DC,125 PDF预览

GTL2012DC,125

更新时间: 2024-11-26 15:33:31
品牌 Logo 应用领域
恩智浦 - NXP 光电二极管接口集成电路
页数 文件大小 规格书
14页 91K
描述
GTL2012 - 2-bit LVTTL to GTL transceiver SSOP 8-Pin

GTL2012DC,125 技术参数

Source Url Status Check Date:2013-06-14 00:00:00生命周期:Obsolete
零件包装代码:SSOP包装说明:2.30 MM, PLASTIC, MO-187, SOT765-1, VSSOP-8
针数:8Reach Compliance Code:unknown
风险等级:5.84接口集成电路类型:INTERFACE CIRCUIT
JESD-30 代码:R-PDSO-G8JESD-609代码:e4
长度:2.3 mm湿度敏感等级:1
功能数量:1端子数量:8
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:VSSOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, VERY THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):260认证状态:Not Qualified
座面最大高度:1 mm最大供电电压:3.6 V
最小供电电压:3 V标称供电电压:3.3 V
表面贴装:YES温度等级:INDUSTRIAL
端子面层:NICKEL PALLADIUM GOLD端子形式:GULL WING
端子节距:0.5 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:2 mm
Base Number Matches:1

GTL2012DC,125 数据手册

 浏览型号GTL2012DC,125的Datasheet PDF文件第2页浏览型号GTL2012DC,125的Datasheet PDF文件第3页浏览型号GTL2012DC,125的Datasheet PDF文件第4页浏览型号GTL2012DC,125的Datasheet PDF文件第5页浏览型号GTL2012DC,125的Datasheet PDF文件第6页浏览型号GTL2012DC,125的Datasheet PDF文件第7页 
GTL2012  
2-bit LVTTL to GTL transceiver  
Rev. 01 — 9 August 2007  
Product data sheet  
1. General description  
The GTL2012 is a 2-bit translating transceiver designed for 3.3 V system interface with a  
GTL/GTL/GTL+ bus.  
The direction pin (DIR) allows the part to function as either a GTL-to-LVTTL sampling  
receiver or as an LVTTL-to-GTL interface.  
The GTL2012 LVTTL inputs (only) are tolerant up to 5.5 V allowing direct access to TTL or  
5 V CMOS inputs.  
2. Features  
I Operates as a 2-bit GTL/GTL/GTL+ sampling receiver or as an LVTTL to  
GTL/GTL/GTL+ driver  
I 3.0 V to 3.6 V operation with 5 V tolerant LVTTL input  
I GTL input and output 3.6 V tolerant  
I Vref adjustable from 0.5 V to 0.5VCC  
I Partial power-down permitted  
I Latch-up protection exceeds 500 mA per JESD78  
I ESD protection exceeds 2000 V HBM per JESD22-A114, 200 V MM per  
JESD22-A115, and 1000 V CDM per JESD22-CC101  
I Package offered: TSSOP8 (MSOP8) and VSSOP8  
3. Quick reference data  
Table 1.  
Quick reference data  
Recommended operating conditions; Tamb = 25 °C  
Symbol  
Ci  
Parameter  
Conditions  
Min  
Typ[1] Max Unit  
input capacitance  
input/output capacitance  
control inputs; VI = 3.0 V or 0 V  
A port; VO = 3.0 V or 0 V  
B port; VO = VTT or 0 V  
-
-
-
2
2.5  
6
pF  
pF  
pF  
Cio  
4.6  
3.4  
4.3  
GTL; Vref = 0.8 V; VTT = 1.2 V  
tPLH  
tPHL  
tPLH  
tPHL  
LOW-to-HIGH propagation delay  
An to Bn; see Figure 4  
An to Bn; see Figure 4  
Bn to An; see Figure 5  
Bn to An; see Figure 5  
-
-
-
-
2.8  
3.4  
5.2  
4.9  
5
7
8
7
ns  
ns  
ns  
ns  
HIGH-to-LOW propagation delay  
LOW-to-HIGH propagation delay  
HIGH-to-LOW propagation delay  
[1] All typical values are measured at VCC = 3.3 V and Tamb = 25 °C.  
 
 
 
 

GTL2012DC,125 替代型号

型号 品牌 替代类型 描述 数据表
GTL2012DP,118 NXP

功能相似

GTL2012 - 2-bit LVTTL to GTL transceiver TSSOP 8-Pin

与GTL2012DC,125相关器件

型号 品牌 获取价格 描述 数据表
GTL2012DP NXP

获取价格

2-bit LVTTL to GTL transceiver
GTL2012DP,118 NXP

获取价格

GTL2012 - 2-bit LVTTL to GTL transceiver TSSOP 8-Pin
GTL2014 NXP

获取价格

4-bit LVTTL to GTL transceiver
GTL2014PW NXP

获取价格

4-bit LVTTL to GTL transceiver
GTL2014PW,118 NXP

获取价格

GTL2014 - 4-bit LVTTL to GTL transceiver TSSOP 14-Pin
GTL2018 NXP

获取价格

8-bit LVTTL to GTL transceiver
GTL2018PW NXP

获取价格

8-bit LVTTL to GTL transceiver
GTL2018PW,112 NXP

获取价格

GTL2018 - 8-bit LVTTL to GTL transceiver TSSOP2 24-Pin
GTL2018PW,118 NXP

获取价格

GTL2018 - 8-bit LVTTL to GTL transceiver TSSOP2 24-Pin
GTL2018PW/Q900 NXP

获取价格

IC SPECIALTY INTERFACE CIRCUIT, PDSO24, 4.40 MM, PLASTIC, MO-153, SOT355-1, TSSOP-24, Inte