5秒后页面跳转
GTL2014PW,118 PDF预览

GTL2014PW,118

更新时间: 2024-11-26 14:50:39
品牌 Logo 应用领域
恩智浦 - NXP 光电二极管接口集成电路
页数 文件大小 规格书
19页 140K
描述
GTL2014 - 4-bit LVTTL to GTL transceiver TSSOP 14-Pin

GTL2014PW,118 技术参数

是否Rohs认证:符合生命周期:Active
零件包装代码:TSSOP包装说明:TSSOP, TSSOP14,.25
针数:14Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:0.82
Is Samacsys:N接口集成电路类型:INTERFACE CIRCUIT
JESD-30 代码:R-PDSO-G14JESD-609代码:e4
长度:5 mm湿度敏感等级:1
功能数量:1端子数量:14
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP14,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):260
电源:3.3 V认证状态:Not Qualified
座面最大高度:1.1 mm子类别:Other Interface ICs
最大供电电压:3.6 V最小供电电压:3 V
标称供电电压:3.3 V表面贴装:YES
温度等级:INDUSTRIAL端子面层:NICKEL PALLADIUM GOLD
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:4.4 mmBase Number Matches:1

GTL2014PW,118 数据手册

 浏览型号GTL2014PW,118的Datasheet PDF文件第2页浏览型号GTL2014PW,118的Datasheet PDF文件第3页浏览型号GTL2014PW,118的Datasheet PDF文件第4页浏览型号GTL2014PW,118的Datasheet PDF文件第5页浏览型号GTL2014PW,118的Datasheet PDF文件第6页浏览型号GTL2014PW,118的Datasheet PDF文件第7页 
GTL2014  
4-bit LVTTL to GTL transceiver  
Rev. 3 — 14 June 2012  
Product data sheet  
1. General description  
The GTL2014 is a 4-bit translating transceiver designed for 3.3 V LVTTL system interface  
with a GTL/GTL/GTL+ bus, where GTL/GTL/GTL+ refers to the reference voltage of the  
GTL bus and the input/output voltage thresholds associated with it.  
The direction pin allows the part to function as either a GTL to LVTTL sampling receiver or  
as a LVTTL to GTL interface.  
The GTL2014 LVTTL inputs (only) are tolerant up to 5.5 V allowing direct access to TTL or  
5 V CMOS inputs. The LVTTL outputs are not 5.5 V tolerant.  
The GTL2014 GTL inputs and outputs operate up to 3.6 V, allowing the device to be used  
in higher voltage open-drain output applications.  
GTL2014 is pin-to-pin backward compatible to the GTL2005 (labels for A port and B port  
are interchanged). GTL2014’s Vref tracks down to 0.5 V for low voltage CPU, propagation  
delays are slightly longer, while GTL2005’s Vref linearity degrades below 0.8 V and has  
shorter propagation delay.  
fast t  
PD  
GTL2005  
GTL2014  
slow t  
PD  
GTL  
GTL  
GTL+  
002aab378  
Fig 1. GTL2005/GTL2014 positioning  
2. Features and benefits  
Operates as a 4-bit GTL/GTL/GTL+ sampling receiver or as a LVTTL to  
GTL/GTL/GTL+ driver  
3.0 V to 3.6 V operation with 5 V tolerant LVTTL input  
GTL input and output 3.6 V tolerant  
Vref adjustable from 0.5 V to VCC/2  
Partial power-down permitted  
ESD protection exceeds 2000 V HBM per JESD22-A114 and 1000 V CDM per  
JESD22-CC101  
 
 

与GTL2014PW,118相关器件

型号 品牌 获取价格 描述 数据表
GTL2018 NXP

获取价格

8-bit LVTTL to GTL transceiver
GTL2018PW NXP

获取价格

8-bit LVTTL to GTL transceiver
GTL2018PW,112 NXP

获取价格

GTL2018 - 8-bit LVTTL to GTL transceiver TSSOP2 24-Pin
GTL2018PW,118 NXP

获取价格

GTL2018 - 8-bit LVTTL to GTL transceiver TSSOP2 24-Pin
GTL2018PW/Q900 NXP

获取价格

IC SPECIALTY INTERFACE CIRCUIT, PDSO24, 4.40 MM, PLASTIC, MO-153, SOT355-1, TSSOP-24, Inte
GTL2020 NXP

获取价格

32-bit GTL terminator with octal enables
GTL2020DGG NXP

获取价格

32-bit GTL terminator with octal enables
GTL2020DGG-T NXP

获取价格

暂无描述
GTL2021 NXP

获取价格

32-bit GTL terminator with octal enables
GTL2021DGG NXP

获取价格

32-bit GTL terminator with octal enables