5秒后页面跳转
DM74LS109A PDF预览

DM74LS109A

更新时间: 2024-11-03 23:00:43
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 触发器
页数 文件大小 规格书
5页 55K
描述
Dual Positive-Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary Outputs

DM74LS109A 数据手册

 浏览型号DM74LS109A的Datasheet PDF文件第2页浏览型号DM74LS109A的Datasheet PDF文件第3页浏览型号DM74LS109A的Datasheet PDF文件第4页浏览型号DM74LS109A的Datasheet PDF文件第5页 
June 1986  
Revised March 2000  
DM74LS109A  
Dual Positive-Edge-Triggered J-K Flip-Flop with  
Preset, Clear, and Complementary Outputs  
General Description  
This device contains two independent positive-edge-trig-  
gered J-K flip-flops with complementary outputs. The J and  
K data is accepted by the flip-flop on the rising edge of the  
clock pulse. The triggering occurs at a voltage level and is  
not directly related to the transition time of the rising edge  
of the clock. The data on the J and K inputs may be  
changed while the clock is HIGH or LOW as long as setup  
and hold times are not violated. A low logic level on the  
preset or clear inputs will set or reset the outputs regard-  
less of the logic levels of the other inputs.  
Ordering Code:  
Order Number Package Number  
Package Description  
DM74LS109AM  
DM74LS109AN  
M16A  
N16E  
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow  
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide  
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.  
Connection Diagram  
Function Table  
Inputs  
Outputs  
PR  
L
CLR  
H
CLK  
X
J
X
X
X
L
K
X
X
X
L
Q
H
L
Q
L
H
L
L
X
H
L
X
H (Note 1) H (Note 1)  
H
H
H
L
H
H
H
L
Toggle  
H
H
H
H
H
H
L
L
H
X
H
H
X
Q0  
H
Q0  
L
Q0  
Q0  
H = HIGH Logic Level  
L = LOW Logic Level  
X = Either LOW or HIGH Logic Level  
↑ = Rising Edge of Pulse  
Q
= The output logic level of Q before the indicated input conditions were  
0
established.  
Toggle = Each output changes to the complement of its previous level on  
each active transition of the clock pulse.  
Note 1: This configuration is nonstable; that is, it will not persist when pre-  
set and/or clear inputs return to their inactive (HIGH) state.  
© 2000 Fairchild Semiconductor Corporation  
DS006368  
www.fairchildsemi.com  

与DM74LS109A相关器件

型号 品牌 获取价格 描述 数据表
DM74LS109AJ NSC

获取价格

Dual Positive-Edge-Triggered J-K Flip-Flops with Preset, Clear, and Complementary Outputs
DM74LS109AM FAIRCHILD

获取价格

Dual Positive-Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary Outputs
DM74LS109AM NSC

获取价格

Dual Positive-Edge-Triggered J-K Flip-Flops with Preset, Clear, and Complementary Outputs
DM74LS109AMX FAIRCHILD

获取价格

J-K-Type Flip-Flop
DM74LS109AN FAIRCHILD

获取价格

Dual Positive-Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary Outputs
DM74LS109AN NSC

获取价格

Dual Positive-Edge-Triggered J-K Flip-Flops with Preset, Clear, and Complementary Outputs
DM74LS109AN/A+ ETC

获取价格

J-K-Type Flip-Flop
DM74LS109AN/B+ ETC

获取价格

J-K-Type Flip-Flop
DM74LS109J/A+ ETC

获取价格

J-K-Type Flip-Flop
DM74LS109N ROCHESTER

获取价格

J-Kbar Flip-Flop