Datasheet > 逻辑 > 栅极> DM74LS10M

DM74LS10M

更新时间： 2024-11-03 23:00:43

阅读下载

中文翻译

获取价格

如果您发现信息不准确，欢迎纠错

DM74LS10M 数据手册

June 1989

54LS10/DM54LS10/DM74LS10

Triple 3-Input NAND Gates

General Description

This device contains three independent gates each of which

performs the logic NAND function.

Features

Alternate Military/Aerospace device (54LS10) is avail-

able. Contact a National Semiconductor Sales Office/

Distributor for specifications.

Connection Diagram

Dual-In-Line Package

TL/F/6349–1

Order Number 54LS10DMQB, 54LS10FMQB, 54LS10LMQB,

DM54LS10J, DM54LS10W, DM74LS10M or DM74LS10N

See NS Package Number E20A, J14A, M14A, N14A or W14B

Function Table

Inputs

ABC

Output

High Logic Level

Low Logic Level

Either Low or High Logic Level

1995 National Semiconductor Corporation

TL/F/6349

RRD-B30M105/Printed in U. S. A.

12 3 4 5 6

中文翻译

下载PDF

型号	品牌	获取价格	描述	数据表
DM74LS10MX	FAIRCHILD	获取价格	Triple 3-input NAND Gate
DM74LS10N	FAIRCHILD	获取价格	Triple 3-Input NAND Gate
DM74LS10N	NSC	获取价格	Triple 3-Input NAND Gates
DM74LS10N/A+	ETC	获取价格	Triple 3-input NAND Gate
DM74LS10N/B+	ETC	获取价格	Triple 3-input NAND Gate
DM74LS10W	NSC	获取价格	Triple 3-Input NAND Gates
DM74LS11	FAIRCHILD	获取价格	Triple 3-Input AND Gate
DM74LS11	NSC	获取价格	Triple 3-Input AND Gates
DM74LS112A	FAIRCHILD	获取价格	Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complement
DM74LS112A	NSC	获取价格	DUAL NEGATIVE-EDGE-TRIGERED MASTER-SLAVE J-K FLIP-FLOPS WITH PRESET, CLEAR, AND COMPLEMENT