Datasheet > CY7C1462KVE25

CY7C1462KVE25

更新时间： 2024-11-17 00:46:23

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		静态存储器
页数	文件大小	规格书
32页	830K
描述
36-Mbit (1M Ã 36/2M Ã 18) Pipelined SRAM with NoBLâ¢ Architecture (With ECC)

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CY7C1462KVE25 数据手册

CY7C1460KV25/CY7C1462KV25

CY7C1460KVE25/CY7C1462KVE25

36-Mbit (1M × 36/2M × 18)

Pipelined SRAM

with NoBL™ Architecture (With ECC)

36-Mbit (1M

× 36/2M × 18) Pipelined SRAM with NoBL™ Architecture (With ECC)

Features

Functional Description

The CY7C1460KV25/CY7C1462KV25/CY7C1460KVE25/

CY7C1462KVE25 are 2.5 V, 1M × 36/2M × 18 synchronous

pipelined burst SRAMs with No Bus Latency™ (NoBL™) logic,

respectively. They are designed to support unlimited true

back-to-back read/write operations with no wait states. The

CY7C1460KV25/CY7C1462KV25/CY7C1460KVE25/

CY7C1462KVE25 are equipped with the advanced NoBL logic

required to enable consecutive read/write operations with data

being transferred on every clock cycle. This feature dramatically

improves the throughput of data in systems that require frequent

write/read transitions. The CY7C1460KV25/CY7C1462KV25/

CY7C1460KVE25/CY7C1462KVE25 are pin-compatible and

functionally equivalent to ZBT devices.

■ Pin-compatible and functionally equivalent to ZBT™

■ Supports 250 MHz bus operations with zero wait states

❐ Availablespeedgradesare250MHz, 200MHz, and167MHz

■ Internally self-timed output buffer control to eliminate the need

to use asynchronous OE

■ Fully registered (inputs and outputs) for pipelined operation

■ Byte Write capability

■ 2.5 V core power supply

■ 2.5 V I/O power supply

All synchronous inputs pass through input registers controlled by

the rising edge of the clock. All data outputs pass through output

registers controlled by the rising edge of the clock. The clock

input is qualified by the clock enable (CEN) signal, which when

deasserted suspends operation and extends the previous clock

cycle. Write operations are controlled by the byte write selects

■ Fast clock-to-output times

❐ 2.5 ns (for 250 MHz device)

■ Clock enable (CEN) pin to suspend operation

■ Synchronous self-timed writes

BW_a–BW_d

for

CY7C1460KV25/CY7C1460KVE25

and

■ CY7C1460KV25, CY7C1462KV25, CY7C1460KVE25 and

CY7C1462KVE25 available in JEDEC-standard Pb-free

100-pin TQFP, and Pb-free and non Pb-free 165-ball FBGA

packages.

BW_a–BW_bfor CY7C1462KV25/CY7C1462KVE25 and a write

enable (WE) input. All writes are conducted with on-chip

synchronous self-timed write circuitry.

Three synchronous chip enables (CE₁, CE₂, CE₃) and an

asynchronous output enable (OE) provide for easy bank

selection and output three-state control. In order to avoid bus

contention, the output drivers are synchronously three-stated

during the data portion of a write sequence.

■ IEEE 1149.1 JTAG-Compatible Boundary Scan

■ Burst capability — linear or interleaved burst order

■ “ZZ” sleep mode option

■ On-chip error correction code (ECC) to reduce soft error rate

(SER)

Selection Guide

Description

Maximum access time

250 MHz

2.5

200 MHz

3.2

167 MHz Unit

3.4

170

190

Maximum operating current

× 18

× 36

220

190

240

210

Cypress Semiconductor Corporation

Document Number: 001-66679 Rev. *J

•

198 Champion Court

•

San Jose, CA 95134-1709

•

408-943-2600

Revised February 7, 2018

12 3 4 5 6 7...32

中文翻译

下载PDF

与CY7C1462KVE25相关器件

型号	品牌	获取价格	描述	数据表
CY7C1462KVE25-167BZI	CYPRESS	获取价格	36-Mbit (1M Ã 36/2M Ã 18) Pipelined SRAM wi
CY7C1462KVE25-167BZI	INFINEON	获取价格	Synchronous SRAM with ECC
CY7C1462KVE33	CYPRESS	获取价格	36-Mbit (1M Ã 36/2M Ã 18) Pipelined SRAM wi
CY7C1462KVE33-167AXC	CYPRESS	获取价格	36-Mbit (1M Ã 36/2M Ã 18) Pipelined SRAM wi
CY7C1462KVE33-167AXC	INFINEON	获取价格	Synchronous SRAM with ECC
CY7C1462V25	ETC	获取价格	Memory
CY7C1462V25-167AC	CYPRESS	获取价格	ZBT SRAM, 2MX18, 3.5ns, CMOS, PQFP100, 14 X 20 MM, 1.40 MM HEIGHT, PLASTIC, TQFP-100
CY7C1462V25-167BGC	CYPRESS	获取价格	ZBT SRAM, 2MX18, 3.5ns, CMOS, PBGA119, 14 X 22 MM, 2.40 MM HEIGHT, PLASTIC, BGA-119
CY7C1462V25-167BZC	CYPRESS	获取价格	ZBT SRAM, 2MX18, 3.5ns, CMOS, PBGA165, 15 X 17 MM, 1.20 MM HEIGHT, FBGA-165
CY7C1462V25-200BZC	CYPRESS	获取价格	ZBT SRAM, 2MX18, 3ns, CMOS, PBGA165, 15 X 17 MM, 1.20 MM HEIGHT, FBGA-165

与CY7C1462KVE25相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

11
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

5
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

31
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

13

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C1462KVE25

CY7C1462KVE25 数据手册

与CY7C1462KVE25相关器件

与CY7C1462KVE25相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C1462KVE25

CY7C1462KVE25 数据手册

与CY7C1462KVE25相关器件

与CY7C1462KVE25相关文章

您还可以找

您在本页遇到什么问题？